74LVC125A_04 [STMICROELECTRONICS]

LOW VOLTAGE CMOS QUAD BUS BUFFERS (3-STATE) HIGH PERFORMANCE; 低压CMOS四路总线缓冲器(三态)高性能
74LVC125A_04
型号: 74LVC125A_04
厂家: ST    ST
描述:

LOW VOLTAGE CMOS QUAD BUS BUFFERS (3-STATE) HIGH PERFORMANCE
低压CMOS四路总线缓冲器(三态)高性能

文件: 总12页 (文件大小:243K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
74LVC125A  
LOW VOLTAGE CMOS QUAD BUS BUFFERS (3-STATE)  
HIGH PERFORMANCE  
5V TOLERANT INPUTS  
HIGH SPEED: t = 4.8ns (MAX.) at V = 3V  
PD  
CC  
POWER DOWN PROTECTION ON INPUTS  
AND OUTPUTS  
SYMMETRICAL OUTPUT IMPEDANCE:  
|I | = I = 24mA (MIN) at V = 3V  
PCI BUS LEVELS GUARANTEED AT 24 mA  
BALANCED PROPAGATION DELAYS:  
OH  
OL  
CC  
SOP  
TSSOP  
t
t
Table 1: Order Codes  
PACKAGE  
PLH  
PHL  
OPERATING VOLTAGE RANGE:  
(OPR) = 1.65V to 3.6V (1.2V Data  
V
T & R  
CC  
Retention)  
SOP  
74LVC125AMTR  
74LVC125ATTR  
PIN AND FUNCTION COMPATIBLE WITH  
74 SERIES 125  
TSSOP  
LATCH-UP PERFORMANCE EXCEEDS  
500mA (JESD 17)  
ESD PERFORMANCE:  
It can be interfaced to 5V signal environment for  
inputs in mixed 3.3/5V system.  
These devices require the same 3-STATE control  
input G to be taken high to make the output go in  
to the high impedance state.  
HBM > 2000V (MIL STD 883 method 3015);  
MM > 200V  
It has more speed performance at 3.3V than 5V  
AC/ACT family, combined with a lower power  
consumption.  
All inputs and outputs are equipped with  
protection circuits against static discharge, giving  
them 2KV ESD immunity and transient excess  
voltage.  
DESCRIPTION  
The 74LVC125A is a low voltage CMOS QUAD  
BUS BUFFER fabricated with sub-micron silicon  
gate and double-layer metal wiring C MOS  
technology. It is ideal for 1.65 to 3.6 V  
2
CC  
operations and low power and low noise  
applications.  
Figure 1: Pin Connection And IEC Logic Symbols  
Rev. 8  
1/12  
July 2004  
74LVC125A  
Figure 2: Input And Output Equivalent Circuit  
Table 2: Pin Description  
Table 3: Truth Table  
A
PIN N°  
SYMBOL  
NAME AND FUNCTION  
G
Y
1, 4, 9, 12  
2, 5, 10, 13  
3, 6, 8, 11  
7
G1 to G4  
A1 to A4  
Y1 to Y4  
GND  
Output Enable Inputs  
Data Inputs  
X
L
H
L
L
Z
L
Data Outputs  
H
H
Ground (0V)  
X : Don’t care  
Z : High Impedance  
V
14  
Positive Supply Voltage  
CC  
Table 4: Absolute Maximum Ratings  
Symbol  
Parameter  
Value  
Unit  
V
Supply Voltage  
-0.5 to +7.0  
-0.5 to +7.0  
-0.5 to +7.0  
V
V
CC  
V
DC Input Voltage  
I
V
DC Output Voltage (High Impedance or V = 0V)  
V
O
CC  
V
DC Output Voltage (High or Low State) (note 1)  
DC Input Diode Current  
-0.5 to V + 0.5  
V
O
CC  
I
- 50  
- 50  
mA  
mA  
mA  
mA  
°C  
°C  
IK  
I
DC Output Diode Current (note 2)  
DC Output Current  
OK  
I
± 50  
O
I
or I  
DC V or Ground Current per Supply Pin  
± 100  
-65 to +150  
300  
CC  
GND  
CC  
T
Storage Temperature  
stg  
T
Lead Temperature (10 sec)  
L
Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is  
not implied  
1) I absolute maximum rating must be observed  
O
2) V < GND  
O
2/12  
74LVC125A  
Table 5: Recommended Operating Conditions  
Symbol  
Parameter  
Value  
Unit  
V
Supply Voltage (note 1)  
Input Voltage  
1.65 to 3.6  
0 to 5.5  
V
V
CC  
V
I
V
Output Voltage (High Impedance or V = 0V)  
0 to 5.5  
V
O
CC  
V
Output Voltage (High or Low State)  
0 to V  
V
O
CC  
I
I
I
I
, I  
High or Low Level Output Current (V = 3.0 to 3.6V)  
± 24  
± 12  
mA  
mA  
mA  
mA  
°C  
OH OL  
CC  
, I  
High or Low Level Output Current (V = 2.7 to 3.0V)  
OH OL  
CC  
, I  
High or Low Level Output Current (V = 2.3 to 2.7V)  
± 8  
OH OL  
CC  
, I  
High or Low Level Output Current (V = 1.65 to 2.3V)  
± 4  
OH OL  
CC  
T
Operating Temperature  
-55 to 125  
0 to 10  
op  
dt/dv  
Input Rise and Fall Time (note 2)  
ns/V  
1) Truth Table guaranteed: 1.2V to 3.6V  
2) V from 0.8V to 2V at V = 3.0V  
IN  
CC  
Table 6: DC Specifications  
Test Condition  
Value  
Symbol  
Parameter  
-40 to 85 °C  
-55 to 125 °C  
Unit  
V
CC  
(V)  
Min.  
Max.  
Min.  
Max.  
V
High Level Input  
Voltage  
0.65V  
0.65V  
CC  
1.65 to 1.95  
2.3 to 2.7  
2.7 to 3.6  
1.65 to 1.95  
2.3 to 2.7  
2.7 to 3.6  
1.65 to 3.6  
IH  
CC  
V
V
1.7  
2
1.7  
2
V
Low Level Input  
Voltage  
0.35V  
0.35V  
CC  
IL  
CC  
0.7  
0.8  
0.7  
0.8  
V
High Level Output  
Voltage  
I =-100 µA  
V
-0.2  
V
-0.2  
OH  
O
CC  
CC  
I =-4 mA  
1.65  
2.3  
1.2  
1.2  
1.7  
2.2  
2.4  
2.2  
O
I =-8 mA  
1.7  
2.2  
2.4  
2.2  
O
V
I =-12 mA  
2.7  
O
I =-18 mA  
3.0  
O
I =-24 mA  
3.0  
O
V
Low Level Output  
Voltage  
I =100 µA  
1.65 to 3.6  
1.65  
2.3  
0.2  
0.45  
0.7  
0.2  
0.45  
0.7  
OL  
O
I =4 mA  
O
I =8 mA  
V
O
I =12 mA  
2.7  
0.4  
0.4  
O
I =24 mA  
3.0  
0.55  
± 5  
0.55  
± 5  
O
I
Input Leakage Current  
V = 0 to 5.5V  
3.6  
µA  
µA  
µA  
I
I
I
Power Off Leakage  
Current  
off  
V or V = 5.5V  
0
10  
10  
I
O
I
High Impedance  
Output Leakage  
Current  
3.6  
V = V or V  
± 5  
± 5  
OZ  
I
IH  
IL  
V
= 0 to 5.5V  
O
I
Quiescent Supply  
Current  
V = V or GND  
I CC  
10  
10  
CC  
3.6  
µA  
µA  
V or V = 3.6 to  
I
O
± 10  
500  
± 10  
500  
5.5V  
I  
I
incr. per Input  
V
= V -0.6V  
2.7 to 3.6  
CC  
CC  
IH  
CC  
3/12  
74LVC125A  
Table 7: Dynamic Switching Characteristics  
Test Condition  
Value  
T = 25 °C  
Symbol  
Parameter  
Unit  
A
V
CC  
(V)  
Min.  
Typ.  
Max.  
V
Dynamic Low Level Quiet  
Output (note 1)  
0.8  
C = 50pF  
OLP  
L
3.3  
V
V
= 0V, V = 3.3V  
V
-0.8  
IL  
IH  
OLV  
1) Number of output defined as "n". Measured with "n-1" outputs switching from HIGH to LOW or LOW to HIGH. The remaining output is  
measured in the LOW state.  
Table 8: AC Electrical Characteristics  
Test Condition  
Value  
-55 to 125 °C  
Symbol  
Parameter  
-40 to 85 °C  
Unit  
ns  
V
(V)  
C
R
t = t  
CC  
L
L
s
r
(pF)  
()  
(ns)  
Min.  
Max.  
Min.  
Max.  
t
t
Propagation Delay  
Time  
1.65 to 1.95  
2.3 to 2.7  
2.7  
30  
30  
50  
50  
30  
30  
50  
50  
30  
30  
50  
50  
1000  
500  
500  
500  
1000  
500  
500  
500  
1000  
500  
500  
500  
2.0  
2.0  
2.5  
2.5  
2.0  
2.0  
2.5  
2.5  
2.0  
2.0  
2.5  
2.5  
9.0  
6.3  
5.5  
4.8  
9.9  
7.4  
6.6  
5.4  
11  
12  
8.5  
6.5  
5.8  
13  
PLH PHL  
1.5  
1
3.0 to 3.6  
t
t
t
Output Enable Time 1.65 to 1.95  
PZL PZH  
2.3 to 2.7  
9.6  
7.9  
6.5  
14  
ns  
2.7  
1
1
3.0 to 3.6  
t
Output Disable Time 1.65 to 1.95  
PLZ PHZ  
2.3 to 2.7  
2.7  
5.6  
5.0  
4.6  
1
7.3  
6.0  
5.5  
1
ns  
ns  
2
2
3.0 to 3.6  
t
t
Output To Output  
Skew Time (note1,  
2)  
2.7 to 3.6  
OSLH  
OSHL  
1) Skew is defined as the absolute value of the difference between the actual propagation delay for any two outputs of the same device switch-  
ing in the same direction, either HIGH or LOW (t  
2) Parameter guaranteed by design  
= | t  
- t  
|, t  
= | t  
- t  
|
OSLH  
PLHm PLHn OSHL  
PHLm PHLn  
Table 9: Capacitive Characteristics  
Test Condition  
Value  
T = 25 °C  
Symbol  
Parameter  
Unit  
A
V
CC  
(V)  
Min.  
Typ.  
Max.  
C
Input Capacitance  
4
pF  
pF  
IN  
C
Power Dissipation Capacitance  
(note 1)  
1.8  
2.5  
3.3  
f
= 10MHz  
IN  
28  
30  
34  
PD  
1) C is defined as the value of the IC’s internal equivalent capacitance which is calculated from the operating current consumption without  
PD  
load. (Refer to Test Circuit). Average operating current can be obtained by the following equation. I  
= C x V x f + I /n (per circuit)  
CC(opr)  
PD CC IN CC  
4/12  
74LVC125A  
Figure 3: Test Circuit  
R
= Z  
of pulse generator (typically 50)  
OUT  
T
Table 10: Test Circuit And Waveform Symbol Value  
V
CC  
Symbol  
1.65 to 1.95V  
30pF  
2.3 to 2.7V  
30pF  
2.7V  
50pF  
500Ω  
6V  
3.0 to 3.6V  
50pF  
500Ω  
6V  
C
L
R = R  
1000Ω  
500Ω  
L
1
V
2 x V  
2 x V  
CC  
S
CC  
V
V
V
CC  
2.7V  
1.5V  
3.0V  
2.7V  
IH  
CC  
V
V
/2  
V /2  
CC  
1.5V  
M
CC  
V
V
V
CC  
3.0V  
OH  
CC  
V
V
+ 0.15V  
- 0.15V  
V
+ 0.15V  
- 0.15V  
V
+ 0.3V  
V
V
+ 0.3V  
- 0.3V  
X
Y
OL  
OL  
OL  
OL  
OH  
V
V
V
V
- 0.3V  
OH  
OH  
OH  
t = t  
<2.0ns  
<2.0ns  
<2.5ns  
<2.5ns  
r
r
Figure 4: Waveform - Propagation Delays (f=1MHz; 50% duty cycle)  
5/12  
74LVC125A  
Figure 5: Waveform - Output Enable And Disable Time (f=1MHz; 50% duty cycle)  
6/12  
74LVC125A  
SO-14 MECHANICAL DATA  
mm.  
inch  
TYP.  
DIM.  
MIN.  
TYP  
MAX.  
MIN.  
MAX.  
A
A1  
A2  
B
1.35  
1.75  
0.053  
0.069  
0.1  
1.10  
0.33  
0.19  
8.55  
3.8  
0.25  
1.65  
0.51  
0.25  
8.75  
4.0  
0.004  
0.043  
0.013  
0.007  
0.337  
0.150  
0.010  
0.065  
0.020  
0.010  
0.344  
0.157  
C
D
E
e
1.27  
0.050  
H
5.8  
0.25  
0.4  
0°  
6.2  
0.50  
1.27  
8°  
0.228  
0.010  
0.016  
0°  
0.244  
0.020  
0.050  
8°  
h
L
k
ddd  
0.100  
0.004  
0016019D  
7/12  
74LVC125A  
TSSOP14 MECHANICAL DATA  
mm.  
inch  
TYP.  
DIM.  
MIN.  
TYP  
MAX.  
1.2  
MIN.  
MAX.  
0.047  
0.006  
0.041  
0.012  
0.0089  
0.201  
0.260  
0.176  
A
A1  
A2  
b
0.05  
0.8  
0.15  
1.05  
0.30  
0.20  
5.1  
0.002  
0.031  
0.007  
0.004  
0.193  
0.244  
0.169  
0.004  
0.039  
1
0.19  
0.09  
4.9  
c
D
5
6.4  
0.197  
0.252  
E
6.2  
6.6  
E1  
e
4.3  
4.4  
4.48  
0.173  
0.65 BSC  
0.0256 BSC  
K
0˚  
8˚  
0˚  
8˚  
L
0.45  
0.60  
0.75  
0.018  
0.024  
0.030  
A2  
A
K
L
b
e
A1  
c
E
D
E1  
PIN 1 IDENTIFICATION  
1
0080337D  
8/12  
74LVC125A  
Tape & Reel SO-14 MECHANICAL DATA  
mm.  
TYP  
inch  
TYP.  
DIM.  
MIN.  
MAX.  
330  
MIN.  
MAX.  
12.992  
0.519  
A
C
12.8  
20.2  
60  
13.2  
0.504  
0.795  
2.362  
D
N
T
22.4  
6.6  
9.2  
2.3  
4.1  
8.1  
0.882  
0.260  
0.362  
0.090  
0.161  
0.319  
Ao  
Bo  
Ko  
Po  
P
6.4  
9
0.252  
0.354  
0.082  
0.153  
0.311  
2.1  
3.9  
7.9  
9/12  
74LVC125A  
Tape & Reel TSSOP14 MECHANICAL DATA  
mm.  
TYP  
inch  
TYP.  
DIM.  
MIN.  
MAX.  
330  
MIN.  
MAX.  
12.992  
0.519  
A
C
12.8  
20.2  
60  
13.2  
0.504  
0.795  
2.362  
D
N
T
22.4  
6.9  
5.5  
1.8  
4.1  
8.1  
0.882  
0.272  
0.217  
0.071  
0.161  
0.319  
Ao  
Bo  
Ko  
Po  
P
6.7  
5.3  
1.6  
3.9  
7.9  
0.264  
0.209  
0.063  
0.153  
0.311  
10/12  
74LVC125A  
Table 11: Revision History  
Date  
Revision  
Description of Changes  
Ordering Codes Revision - pag. 1.  
26-Jul-2004  
8
11/12  
74LVC125A  
Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences  
of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted  
by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject  
to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not  
authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.  
The ST logo is a registered trademark of STMicroelectronics  
All other names are the property of their respective owners  
© 2004 STMicroelectronics - All Rights Reserved  
STMicroelectronics group of companies  
Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -  
Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America  
www.st.com  
12/12  

相关型号:

74LVC125D

Quad buffer/line driver; 3-State
NXP

74LVC125DB

Quad buffer/line driver; 3-State
NXP

74LVC125DB-T

LVC/LCX/Z SERIES, QUAD 1-BIT DRIVER, TRUE OUTPUT, PDSO14
NXP

74LVC125PW

Quad buffer/line driver; 3-State
NXP

74LVC125PW-T

暂无描述
NXP

74LVC125PWDH

Quad buffer/line driver; 3-State
NXP

74LVC125PWDH-T

暂无描述
NXP

74LVC126A

QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS
TI

74LVC126A

Quad buffer/line driver with 5 Volt tolerant input/outputs; 3-state
NXP

74LVC126A

QUADRUPLE 3-STATE BUFFERS
DIODES

74LVC126A

Low-Voltage CMOS Quad 2-Input NAND Gate
ONSEMI

74LVC126A-Q100

Quad buffer/line driver with 5 V tolerant input/outputs; 3-state
NEXPERIA