ADS8323Y/2K [TI]
16-Bit, 500kSPS, microPower Sampling ANALOG-TO-DIGITAL CONVERTER; 16位， 500KSPS ，微功耗模拟数字转换器
| 型号： | ADS8323Y/2K |
| 厂家： | 
TEXAS INSTRUMENTS |
| 描述： | 16-Bit, 500kSPS, microPower Sampling ANALOG-TO-DIGITAL CONVERTER |
| 文件： | 总25页 (文件大小：798K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
ADS8323
www.ti.com
SBAS224C –DECEMBER 2001–REVISED JANUARY 2010
16-Bit, 500kSPS, microPower Sampling
ANALOG-TO-DIGITAL CONVERTER
Check for Samples: ADS8323
1
FEATURES
DESCRIPTION
2
•
•
•
•
•
HIGH-SPEED PARALLEL INTERFACE
500kSPS SAMPLING RATE
LOW POWER: 85mW at 500kSPS
BIPOLAR INPUT RANGE
TQFP-32 PACKAGE
The ADS8323 is a 16-bit, 500kSPS analog-to-digital
converter (ADC) with an internal 2.5V reference. The
device includes a 16-bit, capacitor-based successive
approximation register (SAR) ADC with inherent
sample-and-hold. The ADS8323 offers a full 16-bit
interface, or an 8-bit option where data are read using
two read cycles. The ADS8323 is available in a
TQFP-32 package and is specified over the industrial
–40°C to +85°C temperature range.
APPLICATIONS
•
•
•
•
HIGH-SPEED DATA ACQUISITION
OPTICAL POWER MONITORING
MOTOR CONTROL
white space here
white space here
white space here
white space here
white space here
ATE
BYTE
SAR
Output Latches
and
Parallel
3-State
Data
Drivers
ADS8323
Output
+IN
CDAC
-IN
S/H Amp
CLOCK
Comparator
CONVST
CS
Conversion
and Control
Logic
REFIN
RD
Internal
+2.5V Ref
REFOUT
BUSY
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
2
All trademarks are the property of their respective owners.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Copyright © 2001–2010, Texas Instruments Incorporated
ADS8323
SBAS224C –DECEMBER 2001–REVISED JANUARY 2010
www.ti.com
This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with
appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more
susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.
ORDERING INFORMATION(1)
MAXIMUM
INTEGRAL
LINEARITY
ERROR (LSB)
NO
MISSING
CODES
SPECIFIED
TEMPERATURE
RANGE
PACKAGE
DESIGNATOR
PACKAGE
MARKING
TRANSPORT
MEDIA, QUANTITY
PRODUCT
ERROR (LSB)
PACKAGE-LEAD
Tape and reel, 250
Tape and reel, 2000
Tape and reel, 250
Tape and reel, 2000
ADS8323Y
±8
±6
14
15
TQFP-32
PBS
PBS
–40°C to +85°C
–40°C to +85°C
ADS8323YB
TQFP-32
(1) For the most current package and ordering information, see the Package Option Addendum at the end of this data sheet, or see the TI
website at www.ti.com.
ABSOLUTE MAXIMUM RATINGS(1)
Over operating free-air temperature range (unless otherwise noted).
ADS8323
–0.3 to 6
UNIT
V
Supply voltage, DGND to DVDD
Supply voltage, AGND to AVDD
Analog input voltage range
–0.3 to 6
V
AGND – 0.3 to AVDD + 0.3
AGND – 0.3 to AVDD + 0.3
DGND – 0.3 to DVDD + 0.3
±0.3
V
Reference input voltage
V
Digital input voltage range
V
Ground voltage differences, AGND to DGND
Voltage differences, DVDD to AGND
Power dissipation
V
–0.3 to 6
V
850
mW
°C
°C
°C
Operating virtual junction temperature range, TJ
Operating free-air temperature range, TA
Storage temperature range
–40 to +150
–40 to +85
–65 to +150
(1) Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings
only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating
conditions is not implied. Exposure to absolute maximum conditions for extended periods may affect device reliability.
RECOMMENDED OPERATING CONDITIONS
Over operating free-air temperature range (unless otherwise noted).
PARAMETER
MIN
NOM
MAX
UNIT
POWER SUPPLY
(1)
AVDD
4.75
4.75
5.0
5.0
5.25
5.25
V
V
(1)
DVDD
ANALOG/REFERENCE INPUTS
Differential analog input voltage, IN+ to IN–
External reference voltage
–REFIN
1.5
+REFIN
2.55
V
V
2.5
(1) The voltage difference between AVDD and DVDD terminals cannot exceed 0.3V to maintain performance specifications.
DISSIPATION RATINGS
DERATING FACTOR
PACKAGE
TA ≤ +25°C POWER RATING
ABOVE TA = +25°C(1)
TA = +70°C POWER RATING TA = +85°C POWER RATING
1047mW 850mW
TQFP-32
1636mW
13.09mW/°C
(1) This is the inverse of the traditional junction-to-ambient thermal resistance (RθJA). Thermal resistances are not production tested and are
for informational purposes only.
2
Submit Documentation Feedback
Copyright © 2001–2010, Texas Instruments Incorporated
Product Folder Link(s): ADS8323
ADS8323
www.ti.com
SBAS224C –DECEMBER 2001–REVISED JANUARY 2010
ELECTRICAL CHARACTERISTICS
At –40°C to +85°C, +DVDD = +AVDD = +5V, VREF = +2.5V, fSAMPLE = 500kSPS, and fCLK = 20 • fSAMPLE, unless otherwise
specified.
ADS8323Y
ADS8323YB(1)
PARAMETER
RESOLUTION
TEST CONDITIONS
MIN
TYP
MAX
MIN
TYP
MAX
UNIT
Resolution
16
16
Bits
ANALOG INPUT
Full-scale input span(2)
+IN – (–IN)
+IN
–VREF
–0.3
+VREF
–VREF
–0.3
+VREF
V
V
AVDD + 0.3
AVDD + 0.3
AVDD + 0.3
AVDD + 0.3
Absolute input range
–IN
–0.3
–0.3
V
Capacitance
25
±1
25
±1
pF
nA
Leakage current
SYSTEM PERFORMANCE
No missing codes
Integral linearity error
Differential linearity error
Offset error
14
15
Bits
LSB(3)
LSB
±4
±3
±8
±3
±1
±6
±1
±2
±0.5
±0.12
70
±1.0
mV
Gain error(4)
±0.25
70
±0.50
±0.25
%FSR
dB
At dc
Common-mode rejection ratio
VIN = 1VPP at 1MHz
50
50
dB
Noise
60
60
μVRMS
LSBs
Power-supply rejection ratio
SAMPLING DYNAMICS
Conversion time
Acquisition time
Throughput rate
Aperture delay
At FFFFh output code
±3
±3
1.6
1.6
μs
ns
350
350
500
500
kSPS
ns
10
30
10
30
Aperture jitter
ps
Small-signal bandwidth
Step response
20
20
MHz
ns
100
150
100
150
Overvoltage recovery
DYNAMIC CHARACTERISTICS
Total harmonic distortion(5)
SINAD
ns
VIN = 5VPP at 100kHz
VIN = 5VPP at 100kHz
VIN = 5VPP at 100kHz
–90
81
–93
83
dB
dB
dB
Spurious free dynamic range
REFERENCE OUTPUT
Voltage
94
96
IOUT = 0
Static load
2.475
2.50
2.525
10
2.48
2.50
2.52
10
V
μA
Source current
Drift
IOUT = 0
25
25
ppm/°C
mV
Line regulation
4.75V ≤ VCC ≤ 5.25V
0.6
0.6
REFERENCE INPUT
Range
1.5
2.55
1.5
2.55
V
(1) Shaded cells indicate different specifications from ADS8322Y.
(2) Ideal input span; does not include gain or offset error.
(3) LSB means least significant bit, with VREF equal to +2.5V; 1LSB = 76μV.
(4) Measured relative to an ideal, full-scale input [+In – (–In)] of 4.9999V. Thus, gain error includes the error of the internal voltage
reference.
(5) Calculated on the first nine harmonics of the input frequency.
Copyright © 2001–2010, Texas Instruments Incorporated
Submit Documentation Feedback
3
Product Folder Link(s): ADS8323
ADS8323
SBAS224C –DECEMBER 2001–REVISED JANUARY 2010
www.ti.com
ELECTRICAL CHARACTERISTICS (continued)
At –40°C to +85°C, +DVDD = +AVDD = +5V, VREF = +2.5V, fSAMPLE = 500kSPS, and fCLK = 20 • fSAMPLE, unless otherwise
specified.
ADS8323Y
ADS8323YB(1)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
MIN
TYP
MAX
UNIT
DIGITAL INPUT/OUTPUT
Logic family
CMOS
CMOS
Logic levels:
VIH
I
IH ≤ +5μA
3.0
–0.3
4.0
+DVDD
0.8
3.0
–0.3
4.0
+DVDD
0.8
V
V
V
V
VIL
IIL ≤ –5μA
VOH
IOH = –1.6mA
IOH = +1.6mA
VOL
0.4
0.4
Data format
Binary twos complement
Binary twos complement
POWER-SUPPLY REQUIREMENTS
Power-supply voltage
+AVDD
4.75
5
5
5.25
4.75
5
5
5.25
V
V
+DVDD
4.75
5.25
25
4.75
5.25
25
Supply current
Power dissipation
TEMPERATURE RANGE
Specified performance
fSAMPLE = 500kSPS
fSAMPLE = 500kSPS
17
85
17
85
mA
mW
125
125
–40
+85
–40
+85
°C
EQUIVALENT INPUT CIRCUITS
AVDD
DVDD
C(SAMPLE)
20pF
RON
20W
AIN
DIN
AGND
DGND
Diode Turn-On Voltage: 0.35V
Equivalent Analog Input Circuit
Equivalent Digital Input Circuit
4
Submit Documentation Feedback
Copyright © 2001–2010, Texas Instruments Incorporated
Product Folder Link(s): ADS8323
ADS8323
www.ti.com
SBAS224C –DECEMBER 2001–REVISED JANUARY 2010
DEVICE INFORMATION
PBS PACKAGE
TQFP-32
(TOP VIEW)
32 31 30 29 28 27 26 25
DB15
DB14
DB13
DB12
DB11
DB10
DB9
1
2
3
4
5
6
7
8
24
23 BYTE
CS
22
21
RD
CONVST
20 CLOCK
19 DGND
+DVDD
18
DB8
17 BUSY
9
10 11 12 13 14 15 16
Copyright © 2001–2010, Texas Instruments Incorporated
Submit Documentation Feedback
5
Product Folder Link(s): ADS8323
ADS8323
SBAS224C –DECEMBER 2001–REVISED JANUARY 2010
www.ti.com
PIN ASSIGNMENTS
TERMINAL
NO
1
NAME
DB15
DB14
DB13
DB12
DB11
DB10
DB9
I/O(1)
DO
DO
DO
DO
DO
DO
DO
DO
DO
DO
DO
DO
DO
DO
DO
DO
DO
P
DESCRIPTION
Data Bit 15 (MSB)
2
Data Bit 14
3
Data Bit 13
4
Data Bit 12
5
Data Bit 11
6
Data Bit 10
7
Data Bit 9
8
DB8
Data Bit 8
9
DB7
Data Bit 7
10
11
12
13
14
15
16
17
18
19
DB6
Data Bit 6
DB5
Data Bit 5
DB4
Data Bit 4
DB3
Data Bit 3
DB2
Data Bit 2
DB1
Data Bit 1
DB0
Data Bit 0 (LSB)
High when a conversion is in progress.
Digital Power Supply, +5VDC.
Digital Ground
BUSY
+DVDD
DGND
P
An external CMOS-compatible clock can be applied to the CLOCK input to synchronize the
conversion process to an external source.
20
CLOCK
DI
21
22
CONVST
RD
DI
DI
Convert Start
Synchronization pulse for the parallel output.
Selects eight most significant bits (low) or eight least significant bits (high). Data valid on pins
9-16.
23
BYTE
DI
24
25
26
27
28
29
30
31
CS
–IN
DI
AI
AI
P
Chip Select
Inverting Input Channel
Noninverting Input Channel
Analog Ground
+IN
AGND
+AVDD
NC
P
Analog Power Supply, +5VDC.
No connection
—
—
AI
NC
No connection
REFIN
Reference Input. When using the internal 2.5V reference, tie this pin directly to REFOUT.
Reference Output. A 0.1μF capacitor should be connected to this pin when the internal
reference is used.
32
REFOUT
AO
(1) AI is analog input, AO is analog output, DI is digital input, DO is digital output, and P is power-supply connection.
6
Submit Documentation Feedback
Copyright © 2001–2010, Texas Instruments Incorporated
Product Folder Link(s): ADS8323
ADS8323
www.ti.com
SBAS224C –DECEMBER 2001–REVISED JANUARY 2010
TIMING INFORMATION
tC1
tW2
tW1
CLOCK
1
2
3
4
5
17
18
19
20
1
2
3
4
17
18
19
20
Acquisition
Conversion
tCONV
Acquisition
tACQ
tD1
CONVST
tW3
tW4
BUSY
BYTE
tD2
tD4
tD3
tW5
CS
RD
tD5
tD9
tD6
tW6
tD7
tD8
tW7
DB15-D8
DB7-D0
Bits 15-8
Bits 7-0
Bits 15-8
Bits 7-0
FF
Bits 15-8
TIMING CHARACTERISTICS(1)(2)
All specifications typical at –40°C to +85°C, +DVDD = +5V.
ADS8323
TYP
PARAMETER
Conversion Time
TEST CONDITIONS
MIN
MAX
UNIT
μs
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
tCONV
tAQC
tC1
1.6
Acquisition Time
350
100
40
CLOCK Period
tW1
tW2
tD1
CLOCK High Time
CLOCK Low Time
40
CONVST Low to Clock High
CONVST Low Time
CONVST Low to BUSY High
CS Low to CONVST Low
CONVST High
10
tW3
tD2
20
25
25
tD3
0
tW4
tD4
tW5
tD5
20
CLOCK High to BUSY Low
CS High
0
0
CS Low to RD Low
RD High to CS High
RD Low Time
tD6
0
tW6
tD7
50
40
5
RD Low to Data Valid
Data Hold from RD High
BYTE Change to RD Low(3)
RD High Time
tD8
tD9
0
tW7
20
(1) All input signals are specified with rise and fall times of 5ns, tR = tF = 5ns (10% to 90% of DVDD) and timed from a voltage level of (VIL
+
VIH) /2.
(2) See timing diagram.
(3) BYTE is asynchronous; when BYTE is '0', bits 15 through 0 appear at DB15-DB0. When BYTE is '1', bits 15 through 8 appear on
DB7-DB0. RD may remain low between changes in BYTE.
Copyright © 2001–2010, Texas Instruments Incorporated
Submit Documentation Feedback
7
Product Folder Link(s): ADS8323
ADS8323
SBAS224C –DECEMBER 2001–REVISED JANUARY 2010
www.ti.com
TYPICAL CHARACTERISTICS
At –40°C to +85°C, +DVDD = +AVDD = +5V, VREF = +2.5V, fSAMPLE = 500kSPS, and fCLK = 20 • fSAMPLE, unless otherwise
specified.
FREQUENCY SPECTRUM
SIGNAL-TO-NOISE RATIO AND
(4096 Point FFT; fIN = 100.1kHz, –0.2dB)
SIGNAL-TO-NOISE + DISTORTION vs INPUT FREQUENCY
0
-30
90
-50
85
SNR
-70
-90
80
SINAD
-110
-130
75
1
10
100
250
0
25
50
75 100 125 150 175 200 225 250
Frequency (kHz)
Frequency (kHz)
Figure 1.
Figure 2.
SPURIOUS FREE DYNAMIC RANGE AND
TOTAL HARMONIC DISTORTION vs INPUT FREQUENCY
INL+ vs TEMPERATURE
100
-100
0.3
0.2
0.1
0
22.9
15.3
7.6
95
-95
90
85
80
75
-90
-85
-80
-75
SFDR
THD
0
-0.1
-7.6
-40
-20
0
20
40
60
80
100
1
10
100
250
Temperature (°C)
Frequency (kHz)
Figure 3.
Figure 4.
INL– vs TEMPERATURE
DNL+ vs TEMPERATURE
0.05
3.8
0.25
19.1
11.4
3.8
0
0
0.15
0.05
-0.05
-0.10
-0.15
-0.20
-3.8
-7.6
-0.05
-3.8
-11.4
-15.3
-0.15
-11.4
-40
-20
0
20
40
60
80
100
-40
-20
0
20
40
60
80
100
Temperature (°C)
Temperature (°C)
Figure 5.
Figure 6.
8
Submit Documentation Feedback
Copyright © 2001–2010, Texas Instruments Incorporated
Product Folder Link(s): ADS8323
ADS8323
www.ti.com
SBAS224C –DECEMBER 2001–REVISED JANUARY 2010
TYPICAL CHARACTERISTICS (continued)
At –40°C to +85°C, +DVDD = +AVDD = +5V, VREF = +2.5V, fSAMPLE = 500kSPS, and fCLK = 20 • fSAMPLE, unless otherwise
specified.
DNL– vs TEMPERATURE
GAIN ERROR vs TEMPERATURE
0.6
0.4
45.8
30.5
15.3
0
10
8
762.9
610.4
457.8
305.2
152.6
0
0.2
6
0
4
-0.2
-0.4
-0.6
-15.3
-30.5
-45.8
2
0
-2
-152.6
Ð40
Ð20
0
20
40
60
80
100
-40
-20
0
20
40
60
80
100
Temperature (°C)
Temperature (°C)
Figure 7.
Figure 8.
VREF vs TEMPERATURE
IQ vs TEMPERATURE
2.0
1.0
26.2
0.8
13.1
0
0
0.4
0
-1.0
-2.0
-3.0
-4.0
-5.0
-6.0
-7.0
-8.0
-13.1
-26.2
-39.3
-52.4
-65.5
-78.6
-91.8
-104.9
-0.4
-0.8
-1.2
-40
-20
0
20
40
60
80
100
-40
-20
0
20
40
60
80
100
Temperature (°C)
Figure 9.
Figure 10.
BIPOLAR ZERO vs TEMPERATURE
POSITIVE FULL-SCALE vs TEMPERATURE
1.4
1.0
106.8
76.3
5.4
412.0
335.7
253.4
183.1
106.8
30.5
4.4
3.4
0.6
45.8
2.4
0.2
15.3
1.4
-0.2
-0.6
-1.0
-15.3
-45.8
-76.3
0.4
-0.6
-45.8
-40
-20
0
20
40
60
80
100
-40
-20
0
20
40
60
80
100
Temperature (°C)
Temperature (°C)
Figure 11.
Figure 12.
Copyright © 2001–2010, Texas Instruments Incorporated
Submit Documentation Feedback
9
Product Folder Link(s): ADS8323
ADS8323
SBAS224C –DECEMBER 2001–REVISED JANUARY 2010
www.ti.com
TYPICAL CHARACTERISTICS (continued)
At –40°C to +85°C, +DVDD = +AVDD = +5V, VREF = +2.5V, fSAMPLE = 500kSPS, and fCLK = 20 • fSAMPLE, unless otherwise
specified.
LINEARITY ERROR AND
NEGATIVE FULL-SCALE vs TEMPERATURE
DIFFERENTIAL LINEARITY ERROR vs CODE
4
3
2
1
0
76.3
1
0
0
-1
-2
-3
-4
-1
-2
-3
-4
-5
-76.3
-152.6
-228.9
-305.2
-381.5
2.5
2.0
1.5
1.0
0.5
0
-0.5
-1.0
-1.5
-40
-20
0
20
40
60
80
100
0000h 2000h 4000h 6000h 8000h A000h C000h E000h FFFFh
Decimal Code
Temperature (°C)
Figure 13.
Figure 14.
10
Submit Documentation Feedback
Copyright © 2001–2010, Texas Instruments Incorporated
Product Folder Link(s): ADS8323
ADS8323
www.ti.com
SBAS224C –DECEMBER 2001–REVISED JANUARY 2010
THEORY OF OPERATION
The ADS8322 is
a
high-speed successive
The ADS8323 requires an external clock to run the
conversion process. This clock can vary between
25kHz (1.25kHz throughput) and 10MHz (500kSPS
throughput). The duty cycle of the clock is
unimportant as long as the minimum high and low
times are at least 40ns and the clock period is at
least 100ns. The minimum clock frequency is
governed by the parasitic leakage of the Capacitive
Digital-to-Analog Converter (CDAC) capacitors
internal to the ADS8323.
approximation register (SAR) A/D converter with an
internal 2.5V bandgap reference that operates from a
single +5V supply. The input is fully differential with a
typical common-mode rejection of 70dB. The device
accepts a differential analog input voltage in the
range of –VREF to +VREF
,
centered on the
common-mode voltage (see the Analog Input
section). The device also accepts bipolar input ranges
when a level shift circuit is used at the front end (see
Figure 21). The basic operating circuit for the
ADS8323 is shown in Figure 15.
white space here
+5V Analog Supply
10mF
+
0.1mF
0.1mF
+
Analog Input
-
32 31 30 29 28 27 26 25
Chip Select
24
1
2
3
4
5
6
7
8
DB15
DB14
DB13
DB12
DB11
DB10
DB9
CS
BYTE 23
Read Input
22
RD
Conversion Start
Clock Input
21
CONVST
ADS8322
CLOCK 20
DGND
+DVDD
19
18
Busy Output
BUSY 17
DB8
9
10 11 12 13 14 15 16
Figure 15. Typical Circuit Configuration
Copyright © 2001–2010, Texas Instruments Incorporated
Submit Documentation Feedback
11
Product Folder Link(s): ADS8323
ADS8323
SBAS224C –DECEMBER 2001–REVISED JANUARY 2010
www.ti.com
The analog input is provided to two input pins, +IN
delta of repeated aperture delay values is typically
30ps (also known as aperture jitter). These
specifications reflect the ability of the ADS8323 to
capture ac input signals accurately at the exact same
moment in time.
and –IN. When
a conversion is initiated, the
differential input on these pins is sampled on the
internal capacitor array. A conversion is initiated on
the ADS8323 by bringing CONVST (pin 21) low for a
minimum of 20ns. CONVST low places the
sample-and-hold amplifier in the hold state and the
conversion process is started. The BUSY output (pin
17) goes high when the conversion begins and stays
high during the conversion. While a conversion is in
progress, both inputs are disconnected from any
internal function. When the conversion result is
latched into the output register, the BUSY signal goes
low. The data can be read from the parallel output
bus following the conversion by bringing both RD and
CS low.
REFERENCE
If the internal reference is used, REFOUT (pin 32)
should be directly connected to REFIN (pin 31); see
Figure 15. The ADS8323 can operate, however, with
an external reference in the range of 1.5V to 2.55V
for a corresponding full-scale range of 3.0V to 5.1V.
The internal reference of the ADS8323 is
double-buffered. If the internal reference is used to
drive an external load, a buffer is provided between
the reference and the load applied to REFOUT (pin 32)
(the internal reference can typically source or sink
10μA of current; compensation capacitance should be
at least 0.1μF to minimize noise). If an external
reference is used, the second buffer provides
isolation between the external reference and the
CDAC. This buffer is also used to recharge all of the
capacitors of the CDAC during conversion.
NOTE: This mode of operation is described in more
detail in the Timing and Control section of this data
sheet.
SAMPLE-AND-HOLD SECTION
The sample-and-hold on the ADS8323 allows the
ADC to accurately convert an input sine wave of
full-scale amplitude to 16-bit resolution. The input
bandwidth of the sample-and-hold is greater than the
Nyquist rate (Nyquist equals one-half of the sampling
rate) of the ADC even when the ADC is operated at
its maximum throughput rate of 500kSPS. The typical
small-signal bandwidth of the sample-and-hold
amplifier is 20MHz. The typical aperture delay time,
or the time it takes for the ADS8323 to switch from
the sample to the hold mode following the negative
edge of the CONVST signal, is 10ns. The average
ANALOG INPUT
The analog input is bipolar and fully differential. There
are two general methods of driving the analog input
of the ADS8323: single-ended or differential, as
shown in Figure 16 and Figure 17. When the input is
single-ended, the –IN input is held at the
common-mode voltage. The +IN input swings around
the same common voltage and the peak-to-peak
amplitude is the (common-mode + VREF) and the
(common-mode
–
VREF). The value of VREF
determines the range over which the common-mode
voltage may vary (see Figure 18).
-VREF to +VREF
ADS8323
peak-to-peak
Common
Voltage
Single-Ended Input
VREF
peak-to-peak
ADS8323
Common
Voltage
VREF
peak-to-peak
Differential Input
Figure 16. Methods of Driving the ADS8323: Single-Ended or Differential
12
Submit Documentation Feedback
Copyright © 2001–2010, Texas Instruments Incorporated
Product Folder Link(s): ADS8323
ADS8323
www.ti.com
SBAS224C –DECEMBER 2001–REVISED JANUARY 2010
+IN
CM + VREF
CM Voltage
+VREF
-IN = CM Voltage
-VREF
t
CM - VREF
Single-Ended Inputs
+IN
+VREF
CM + 1/2VREF
CM Voltage
CM - 1/2VREF
-VREF
-IN
t
Differential Inputs
(+IN) + (-IN)
Common-Mode Voltage (Differential Mode) =
, Common-Mode Voltage (Single-Ended Mode) = IN-.
2
Note: The maximum differential voltage between +IN and –IN of the ADS8323 is VREF. See Figure 18 and Figure 19 for a
further explanation of the common voltage range for single-ended and differential inputs.
Figure 17. Using the ADS8323 in the Single-Ended and Differential Input Modes
white space here
5
5
AVDD = 5V
4.025
4.55
AVDD = 5V
4
3
4
3
3.8
Differential Input
2.75
2.25
Single-Ended Input
2
2
1.2
0.975
1
1
0.45
0
0
-1
-1
2.55
2.5
2.55
2.5
1.0
1.5
2.0
3.0
1.0
1.5
2.0
3.0
VREF (V)
VREF (V)
Figure 19. Differential Input: Common-Mode
Voltage Range vs VREF
Figure 18. Single-Ended Input: Common-Mode
Voltage Range vs VREF
Copyright © 2001–2010, Texas Instruments Incorporated
Submit Documentation Feedback
13
Product Folder Link(s): ADS8323
ADS8323
SBAS224C –DECEMBER 2001–REVISED JANUARY 2010
www.ti.com
NOISE
R1
Figure 20 shows the transition noise of the ADS8323.
A low-level dc input was applied to the analog-input
pins and the converter was put through 8192
conversions. The digital output of the ADC varies in
output code due to the internal noise of the ADS8323.
This characteristic is true for all 16-bit SAR-type
ADCs. The ADS8323, with five output codes for the σ
distribution, yields a greater than ±0.8LSB transition
noise at 5V operation. Remember that to achieve this
low-noise performance, the peak-to-peak noise of the
input signal and reference must be less than 50μV.
4kW
+IN (pin 26)
20kW
OPA132
Bipolar
Input
-IN (pin 25)
ADS8323
R2
OPA353
REFOUT (pin 32)
2.5V
R1
R2
BIPOLAR INPUT
±10V
±5V
1kW
2kW
4kW
5kW
10kW
20kW
5052
±2.5V
Figure 21. Level Shift Circuit for Bipolar Input
Ranges
1968
DIGITAL INTERFACE
TIMING AND CONTROL
818
300
54
See the timing diagram and the Timing
Characteristics section for detailed information on
timing signals and the respective requirements for
each.
0014
0015
0016
Code
0017
0018
Figure 20. Histogram of 8,192 Conversions of a
Low-Level DC Input
The ADS8323 uses an external clock (CLOCK, pin
20) that controls the conversion rate of the CDAC.
With a 10MHz external clock, the ADC sampling rate
is 500kSPS that corresponds to a 2μs maximum
throughput time.
AVERAGING
Averaging the digital codes can compensate the
noise of the ADC. By averaging conversion results,
transition noise is reduced by a factor of 1/√n, where
n is the number of averages. For example, averaging
four conversion results reduces the transition noise
by 1/2 to ±0.4LSB. Averaging should only be used for
input signals with frequencies near dc. For ac signals,
a digital filter can be used to low-pass filter and
decimate the output codes. This process works in a
similar manner to averaging—for every decimation by
2, the signal-to-noise ratio improves by 3dB.
Conversions are initiated by bringing the CONVST
pin low for a minimum of 20ns (after the 20ns
minimum requirement has been met, the CONVST
pin can be brought high), while CS is low. The
ADS8322 switches from Sample-to-Hold mode on the
falling edge of the CONVST command. Following the
first rising edge of the external clock after a CONVST
low, the ADS8322 begins conversion (this first rising
edge of the external clock represents the start of
clock cycle one; the ADS8322 requires 16 rising clock
edges to complete a conversion). The BUSY output
goes high immediately following CONVST going low.
BUSY stays high through the conversion process and
returns low when the conversion has ended.
BIPOLAR INPUTS
The differential inputs of the ADS8323 were designed
to accept bipolar inputs (–VREF and +VREF) around the
common-mode voltage, which corresponds to a 0V to
5V input range with a 2.5V reference. By using a
simple op amp circuit featuring four high-precision
external resistors, the ADS8323 can be configured to
accept bipolar inputs. The conventional ±2.5V, ±5V,
and ±10V input ranges could be interfaced to the
ADS8323 using the resistor values shown in
Figure 21.
Both RD and CS can be high during and before a
conversion (although CS must be low when CONVST
goes low to initiate a conversion). Both the RD and
CS pins are brought low in order to enable the
parallel output bus with the conversion.
14
Submit Documentation Feedback
Copyright © 2001–2010, Texas Instruments Incorporated
Product Folder Link(s): ADS8323
ADS8323
www.ti.com
SBAS224C –DECEMBER 2001–REVISED JANUARY 2010
EXPLANATION OF CLOCK, BUSY AND BYTE
PINS
remain low without initiating a new conversion. The
CONVST signal must be high for at least 20ns (see
Timing Diagram, tW4) before it is brought low again
and CONVST must stay low for at least 20ns (see
Timing Diagram, tW3). Once a CONVST signal goes
low, further impulses of this signal are ignored until
the conversion is finished or the device is reset.
CLOCK: An external clock must be provided for the
ADS8323. The maximum clock frequency is 10MHz
and that provides 500kSPS throughput. The minimum
clock frequency is 25kHz and that provides 1.25kHz
throughput. The minimum clock cycle is 100ns (see
Timing Diagram, tC1), and CLOCK must remain high
(see Timing Diagram, tW1) or low (see Timing
Diagram, tW2) for at least 40ns.
When the conversion is finished (after 16 clock
cycles) the sampling switches close and sample the
new value. The start of the next conversion must be
delayed to allow the input capacitor of the ADS8323
to be fully charged. This delay time depends on the
driving amplifier, but should be at least 400ns. To
gain acquisition time, the falling edge of CONVST
must take place just before the rising edge of CLOCK
(see Timing Diagram, tD1). One conversion cycle
requires 20 clock cycles. However, reading data
during the conversion or on a falling hold edge may
cause a loss in performance.
BUSY: Initially, BUSY output is low. Reading data
from output register or sampling the input analog
signal does not affect the state of the BUSY signal.
After the CONVST input goes low and conversion
starts, a maximum of 25ns later the BUSY output
goes high. That signal stays high during conversion
and provides the status of the internal ADC to the
DSP or μC. At the end of conversion, on the rising
edge of the 17th clock cycle, new data from the
internal ADC are latched into the output registers.
The BUSY signal goes low a maximum of 25ns later
(see Timing Diagram, tD4).
Reading Data (RD, CS): In general, the data outputs
are in 3-state. Both CS and RD must be low to
enable these outputs. RD and CS must stay low
together for at least 40ns (see Timing Diagram, tD7
)
BYTE: The output data appear as a full 16-bit word
on DB15-DB0 (MSB-LSB or D15-D0) if BYTE is low.
If there is only an 8-bit bus available on a board, the
result may also be read on an 8-bit bus by using only
DB7-DB0. In this case, two reads are necessary (see
the timing diagram). The first, as before, leaving
BYTE low and reading the eight least significant bits
on DB7-DB0, then bringing BYTE high. When BYTE
is high, the upper eight bits (D15-D8) appear on
DB7-DB0.
before the output data is valid. RD must remain high
for at least 20ns (see Timing Diagram, tW7) before
bringing it back low for a subsequent read command.
16 clock-cycles after the start of a conversion (that is,
the next rising edge of the clock after the falling edge
of CONVST), the new data are latched into the output
register and the reading process can start again.
Refer to Table 1 for ideal output codes.
CS being low tells the ADS8323 that the bus on the
board is assigned to the ADS8323. If an ADC shares
a bus with digital gates, there is a possibility that
digital (high-frequency) noise could get coupled into
the ADC. If the bus is just used by the ADS8323, CS
can be hard-wired to ground. The output data should
not be read 125ns prior to the falling edge of
CONVST and 10ns after the falling edge.
START OF A CONVERSION AND READING DATA
By bringing the CONVST signal low, the input data
are immediately placed in the hold mode (10ns),
although CS must be low when CONVST goes low to
initiate a conversion. The conversion follows with the
next rising edge of CLOCK. If it is important to detect
a hold command during a certain clock cycle, then
the falling edge of the CONVST signal must occur at
least 10ns before the rising edge of CLOCK (see
Timing Diagram, tD1). The CONVST signal can
The ADS8323 output is in binary twos complement
format (see Figure 22).
Table 1. Ideal Input Voltages and Output Codes
DIGITAL OUTPUT
DESCRIPTION
Full-Scale Range
Least Significant Bit (LSB)
+Full Scale
ANALOG VALUE
2 • VREF
BINARY TWOS COMPLEMENT
2 • VREF/65535
+VREF – 1 LSB
0V
BINARY CODE
HEX CODE
7FFF
0111 1111 1111 1111
0000 0000 0000 0000
1111 1111 1111 1111
1000 0000 0000 0000
Midscale
0000
Midscale – 1 LSB
Zero
0V – 1 LSB
–VREF
FFFF
8000
Copyright © 2001–2010, Texas Instruments Incorporated
Submit Documentation Feedback
15
Product Folder Link(s): ADS8323
ADS8323
SBAS224C –DECEMBER 2001–REVISED JANUARY 2010
www.ti.com
LAYOUT
On average, the ADS8323 draws very little current
from an external reference, as the reference voltage
is internally buffered. If the reference voltage is
external and originates from an op amp, make sure
that it can drive the bypass capacitor or capacitors
without oscillation. A 0.1μF bypass capacitor is
recommended from pin 31 directly to ground.
For optimum performance, care should be taken with
the physical layout of the ADS8323 circuitry. This
consideration is particularly true if the CLOCK input is
approaching the maximum throughput rate.
As the ADS8323 offers single-supply operation, it is
often used in close proximity with digital logic,
microcontrollers, microprocessors, and digital signal
processors. The more digital logic present in the
design and the higher the switching speed, the more
difficult it is to achieve good performance from the
converter.
The AGND and DGND pins should be connected to a
clean ground point. In all cases, this point should be
the analog ground. Avoid connections which are too
close to the grounding point of a microcontroller or
digital signal processor. If required, run a ground
trace directly from the converter to the power supply
entry point. The ideal layout includes an analog
ground plane dedicated to the converter and
associated analog circuitry.
The basic SAR architecture is sensitive to glitches or
sudden changes on the power supply, reference,
ground connections and digital inputs that occur just
before latching the output of the analog comparator.
Thus, during any single conversion for an n-bit SAR
converter, there are n windows in which large
external transient voltages can affect the conversion
result. Such glitches might originate from switching
power supplies, or nearby digital logic or high-power
devices.
As with the GND connections, VDD should be
connected to a +5V power supply plane, or trace, that
is separate from the connection for digital logic until
they are connected at the power entry point. Power to
the ADS8323 should be clean and well-bypassed. A
0.1μF ceramic bypass capacitor should be placed as
close to the device as possible. In addition, a 1μF to
10μF capacitor is recommended. If needed, an even
larger capacitor and a 5Ω or 10Ω series resistor may
be used to low-pass filter a noisy supply. In some
situations, additional bypassing may be required,
such as a 100μF electrolytic capacitor, or even a Pi
filter made up of inductors and capacitors all
designed to essentially low-pass filter the +5V supply,
removing the high-frequency noise.
The degree of error in the digital output depends on
the reference voltage, layout, and the exact timing of
the external event. These errors can change if the
external event changes in time with respect to the
CLOCK input.
16
Submit Documentation Feedback
Copyright © 2001–2010, Texas Instruments Incorporated
Product Folder Link(s): ADS8323
ADS8323
www.ti.com
SBAS224C –DECEMBER 2001–REVISED JANUARY 2010
Binary Twos
Complement
(BTC)
65535
0111 1111 1111 1111
65534
65533
0111 1111 1111 1110
0111 1111 1111 1101
32769
32768
32767
0000 0000 0000 0001
0000 0000 0000 0000
1111 1111 1111 1111
1000 0000 0000 0010
1000 0000 0000 0001
1000 0000 0000 0000
2
1
0
2.499962V
VNFS = VCM - VREF = 0V
2.500038V
VPFS = VCM + VREF = 5V
0.000038V
0.000076V
0.000152V
VPFS Ð 1LSB = 4.999924V
4.999848V
VBPZ = 2.5V
Unipolar Analog Input Voltage
1LSB = 76mV
VCM = 2.5V
VREF = 2.5V
16-BIT
Bipolar Input, Binary Twos Complement Output: (BTC)
Negative Full-Scale Code = VNFS = 8000h, Vcode = VCM - VREF
Bipolar Zero Code = VBPZ = 0000h, Vcode = VCM
Positive Full-Scale Code = VPFS = 7FFFh, Vcode = (VCM + VREF) - 1LSB
Figure 22. Ideal Conversion Characteristics (Condition: Single-Ended, VCM = IN– = 2.5V, VREF = 2.5V)
Copyright © 2001–2010, Texas Instruments Incorporated
Submit Documentation Feedback
17
Product Folder Link(s): ADS8323
ADS8323
SBAS224C –DECEMBER 2001–REVISED JANUARY 2010
www.ti.com
REVISION HISTORY
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
Changes from Original (May, 2002) to Revision C
Page
•
•
•
•
•
Updated document format to current standards ................................................................................................................... 1
Deleted lead temperature specifications from Absolute Maximum Ratings table ................................................................ 2
Changed conversion time from 1.6μs (min) to 1.6μs (max) ................................................................................................. 3
Changed acquisition time specification from .4μs (max) to 350ns (min) .............................................................................. 3
Changed acquisition time specification from .4μs (max) to 350ns (min) .............................................................................. 7
18
Submit Documentation Feedback
Copyright © 2001–2010, Texas Instruments Incorporated
Product Folder Link(s): ADS8323
PACKAGE OPTION ADDENDUM
www.ti.com
21-May-2010
PACKAGING INFORMATION
Status (1)
Eco Plan (2)
MSL Peak Temp (3)
Samples
Orderable Device
Package Type Package
Drawing
Pins
Package Qty
Lead/
Ball Finish
(Requires Login)
ADS8323Y/250
ADS8323Y/250G4
ADS8323Y/2K
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
TQFP
TQFP
TQFP
TQFP
TQFP
TQFP
PBS
PBS
PBS
PBS
PBS
PBS
32
32
32
32
32
32
250
250
Green (RoHS
& no Sb/Br)
CU NIPDAU Level-3-260C-168 HR
Green (RoHS
& no Sb/Br)
CU NIPDAU Level-3-260C-168 HR
CU NIPDAU Level-3-260C-168 HR
CU NIPDAU Level-3-260C-168 HR
CU NIPDAU Level-3-260C-168 HR
CU NIPDAU Level-3-260C-168 HR
2000
2000
250
Green (RoHS
& no Sb/Br)
ADS8323Y/2KG4
ADS8323YB/250
ADS8323YB/250G4
Green (RoHS
& no Sb/Br)
Green (RoHS
& no Sb/Br)
250
Green (RoHS
& no Sb/Br)
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability
information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that
lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between
the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight
in homogeneous material)
(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
Addendum-Page 1
PACKAGE OPTION ADDENDUM
www.ti.com
21-May-2010
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
Addendum-Page 2
PACKAGE MATERIALS INFORMATION
www.ti.com
14-Jul-2012
TAPE AND REEL INFORMATION
*All dimensions are nominal
Device
Package Package Pins
Type Drawing
SPQ
Reel
Reel
A0
B0
K0
P1
W
Pin1
Diameter Width (mm) (mm) (mm) (mm) (mm) Quadrant
(mm) W1 (mm)
ADS8323Y/250
ADS8323Y/2K
ADS8323YB/250
TQFP
TQFP
TQFP
PBS
PBS
PBS
32
32
32
250
2000
250
330.0
330.0
330.0
16.4
16.4
16.4
7.2
7.2
7.2
7.2
7.2
7.2
1.5
1.5
1.5
12.0
12.0
12.0
16.0
16.0
16.0
Q2
Q2
Q2
Pack Materials-Page 1
PACKAGE MATERIALS INFORMATION
www.ti.com
14-Jul-2012
*All dimensions are nominal
Device
Package Type Package Drawing Pins
SPQ
Length (mm) Width (mm) Height (mm)
ADS8323Y/250
ADS8323Y/2K
ADS8323YB/250
TQFP
TQFP
TQFP
PBS
PBS
PBS
32
32
32
250
2000
250
367.0
367.0
367.0
367.0
367.0
367.0
38.0
38.0
38.0
Pack Materials-Page 2
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other
changes to its semiconductor products and services per JESD46C and to discontinue any product or service per JESD48B. Buyers should
obtain the latest relevant information before placing orders and should verify that such information is current and complete. All
semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale supplied at the time
of order acknowledgment.
TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms
and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary
to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily
performed.
TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and
applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide
adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or
other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information
published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or
endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the
third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration
and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered
documentation. Information of third parties may be subject to additional restrictions.
Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service
voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice.
TI is not responsible or liable for any such statements.
Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements
concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support
that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which
anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause
harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use
of any TI components in safety-critical applications.
In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to
help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and
requirements. Nonetheless, such components are subject to these terms.
No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties
have executed a special agreement specifically governing such use.
Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in
military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components
which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and
regulatory requirements in connection with such use.
TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which
have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such
components to meet such requirements.
Products
Audio
Applications
www.ti.com/audio
amplifier.ti.com
dataconverter.ti.com
www.dlp.com
Automotive and Transportation www.ti.com/automotive
Communications and Telecom www.ti.com/communications
Amplifiers
Data Converters
DLP® Products
DSP
Computers and Peripherals
Consumer Electronics
Energy and Lighting
Industrial
www.ti.com/computers
www.ti.com/consumer-apps
www.ti.com/energy
dsp.ti.com
Clocks and Timers
Interface
www.ti.com/clocks
interface.ti.com
logic.ti.com
www.ti.com/industrial
www.ti.com/medical
www.ti.com/security
Medical
Logic
Security
Power Mgmt
Microcontrollers
RFID
power.ti.com
Space, Avionics and Defense www.ti.com/space-avionics-defense
microcontroller.ti.com
www.ti-rfid.com
Video and Imaging
www.ti.com/video
OMAP Mobile Processors www.ti.com/omap
Wireless Connectivity www.ti.com/wirelessconnectivity
TI E2E Community
e2e.ti.com
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2012, Texas Instruments Incorporated
相关型号：
ADS8324E/2K5G4
1-CH 14-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO8, GREEN, PLASTIC, MSOP-8
TI
©2020 ICPDF网 联系我们和版权申明