CDC2510BPWRG4 [TI]
3.3-V Phase-Lock Loop Clock Driver 24-TSSOP;型号: | CDC2510BPWRG4 |
厂家: | TEXAS INSTRUMENTS |
描述: | 3.3-V Phase-Lock Loop Clock Driver 24-TSSOP 驱动 光电二极管 逻辑集成电路 |
文件: | 总14页 (文件大小:638K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
ꢀ ꢁꢀ ꢂꢃ ꢄꢅ ꢆ
ꢇ ꢈꢇ ꢉꢊ ꢋꢌꢍ ꢎꢏꢉꢐ ꢑ ꢀꢒ ꢐ ꢑꢑ ꢋ ꢀꢐ ꢑ ꢀꢒ ꢁ ꢓꢔ ꢊ ꢏꢓ
ꢕ
SCAS612 B− SEPTEMBER 1998 − REVISED DECEMBER 2004
PW PACKAGE
(TOP VIEW)
D
D
D
D
D
D
D
Use CDCVF2510A as a Replacement for
this Device
Designed to Meet PC SDRAM Registered
DIMM Specification
AGND
CLK
AV
1
24
23
22
21
20
19
18
17
16
V
2
CC
CC
Spread Spectrum Clock Compatible
1Y0
1Y1
1Y2
GND
GND
1Y3
V
3
CC
Operating Frequency 25 MHz to 125 MHz
1Y9
1Y8
GND
GND
1Y7
1Y6
4
5
tPhase Error Minus Jitter at 66 MHz to
100 MHz Is 150 ps
6
7
Jitter (pk − pk) at 66 MHz to 100 MHz is
80ps
8
1Y4
9
Jitter (cyc − cyc) at 66 MHz to 100 MHz is
|100 ps|
V
10
11
12
15 1Y5
CC
G
V
14
13
CC
D
Available in Plastic 24-Pin TSSOP
FBOUT
FBIN
D
Phase-Lock Loop Clock Distribution for
Synchronous DRAM Applications
D
D
D
Distributes One Clock Input to One Bank of
Ten Outputs
Separate Output Enable for Each Output
Bank
External Feedback (FBIN) Terminal Is Used
to Synchronize the Outputs to the Clock
Input
D
D
D
On-Chip Series Damping Resistors
No External RC Network Required
Operates at 3.3-V
description
The CDC2510B is a high-performance, low-skew, low-jitter, phase-lock loop (PLL) clock driver. It uses a PLL
to precisely align, in both frequency and phase, the feedback (FBOUT) output to the clock (CLK) input signal.
It is specifically designed for use with synchronous DRAMs. The CDC2510B operates at 3.3-V V . It also
CC
provides integrated series-damping resistors that make it ideal for driving point-to-point loads.
One bank of ten outputs provides ten low-skew, low-jitter copies of CLK. Output signal duty cycles are adjusted
to 50 percent, independent of the duty cycle at CLK. All outputs can be enabled or disabled via a single output
enable input. When the G input is high, the outputs switch in phase and frequency with CLK; when the G input
is low, the outputs are disabled to the logic-low state.
Unlike many products containing PLLs, the CDC2510B does not require external RC networks. The loop filter
for the PLL is included on-chip, minimizing component count, board space, and cost.
Because it is based on PLL circuitry, the CDC2510B requires a stabilization time to achieve phase lock of the
feedback signal to the reference signal. This stabilization time is required, following power up and application
of a fixed-frequency, fixed-phase signal at CLK, and following any changes to the PLL reference or feedback
signals. The PLL can be bypassed for test purposes by strapping AV
to ground.
CC
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
ꢋ
ꢋ
ꢓ
ꢑ
ꢨ
ꢁ
ꢣ
ꢖ
ꢀ
ꢡ
ꢗ
ꢢ
ꢔ
ꢜ
ꢑ
ꢚ
ꢘ
ꢛ
ꢁ
ꢍ
ꢗ
ꢍ
ꢙ
ꢚ
ꢤ
ꢛ
ꢜ
ꢢ
ꢝ
ꢞ
ꢟ
ꢟ
ꢠ
ꢠ
ꢙ
ꢙ
ꢜ
ꢜ
ꢚ
ꢚ
ꢙ
ꢡ
ꢡ
ꢥ
ꢢ
ꢣ
ꢝ
ꢝ
ꢤ
ꢤ
ꢚ
ꢠ
ꢟ
ꢞ
ꢡ
ꢡ
ꢜ
ꢛ
ꢥ
ꢗꢤ
ꢣ
ꢦ
ꢡ
ꢧ
ꢙ
ꢢ
ꢟ
ꢡ
ꢠ
ꢙ
ꢠ
ꢜ
ꢝ
ꢚ
ꢣ
ꢨ
ꢟ
ꢚ
ꢠ
ꢠ
ꢤ
ꢡ
ꢈ
Copyright 2004, Texas Instruments Incorporated
ꢝ
ꢜ
ꢢ
ꢠ
ꢜ
ꢝ
ꢞ
ꢠ
ꢜ
ꢡ
ꢥ
ꢙ
ꢛ
ꢙ
ꢢ
ꢤ
ꢝ
ꢠ
ꢩ
ꢠ
ꢤ
ꢝ
ꢜ
ꢛ
ꢪ
ꢟ
ꢔ
ꢚ
ꢞ
ꢤ
ꢡ
ꢠ
ꢟ
ꢚ
ꢨ
ꢟ
ꢝ
ꢨ
ꢫ
ꢟ
ꢠ ꢤ ꢡ ꢠꢙ ꢚꢭ ꢜꢛ ꢟ ꢧꢧ ꢥꢟ ꢝ ꢟ ꢞ ꢤ ꢠ ꢤ ꢝ ꢡ ꢈ
ꢝ
ꢝ
ꢟ
ꢚ
ꢠ
ꢬ
ꢈ
ꢋ
ꢝ
ꢜ
ꢨ
ꢣ
ꢢ
ꢠ
ꢙ
ꢜ
ꢚ
ꢥ
ꢝ
ꢜ
ꢢ
ꢤ
ꢡ
ꢡ
ꢙ
ꢚ
ꢭ
ꢨ
ꢜ
ꢤ
ꢡ
ꢚ
ꢜ
ꢠ
ꢚ
ꢤ
ꢢ
ꢤ
ꢡ
ꢡ
ꢟ
ꢝ
ꢙ
ꢧ
ꢬ
ꢙ
ꢚ
ꢢ
ꢧ
ꢣ
ꢨ
ꢤ
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
ꢀ ꢁꢀꢂ ꢃ ꢄ ꢅ ꢆ
ꢇꢈ ꢇꢉꢊ ꢋꢌ ꢍ ꢎꢏꢉꢐ ꢑꢀ ꢒ ꢐꢑ ꢑ ꢋ ꢀꢐ ꢑꢀ ꢒ ꢁꢓ ꢔ ꢊ ꢏꢓ
ꢕ
SCAS612 B− SEPTEMBER 1998 − REVISED DECEMBER 2004
description (continued)
The CDC2510B is characterized for operation from 0°C to 70°C.
For application information, see the High Speed Distribution Design Techniques for
CDC509/516/2509/2510/2516 (literature number SLMA003) and Using CDC2509A/2510A PLL with Spread
Spectrum Clocking (SSC) (literature number SCAA039) application reports.
FUNCTION TABLE
INPUTS
CLK
OUTPUTS
1Y
G
FBOUT
(0:9)
X
L
L
H
H
L
L
L
H
H
H
H
functional block diagram
11
G
3
4
5
8
9
1Y0
1Y1
1Y2
1Y3
1Y4
15
16
1Y5
1Y6
1Y7
1Y8
17
20
21
12
24
CLK
PLL
13
FBIN
1Y9
23
AV
CC
FBOUT
AVAILABLE OPTIONS
2
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
ꢀ ꢁꢀ ꢂꢃ ꢄꢅ ꢆ
ꢇ ꢈꢇ ꢉꢊ ꢋꢌ ꢍꢎꢏꢉꢐ ꢑ ꢀꢒ ꢐ ꢑꢑ ꢋ ꢀꢐ ꢑ ꢀꢒ ꢁ ꢓꢔ ꢊ ꢏꢓ
ꢕ
SCAS612 B− SEPTEMBER 1998 − REVISED DECEMBER 2004
PACKAGE
T
A
SMALL OUTLINE
(PW)
0°C to 70°C
CDC2510BPWR
Terminal Functions
TERMINAL
TYPE
DESCRIPTION
NAME
NO.
Clock input. CLK provides the clock signal to be distributed by the CDC2510B clock driver. CLK is
used to provide the reference signal to the integrated PLL that generates the clock output signals. CLK
must have a fixed frequency and fixed phase for the PLL to obtain phase lock. Once the circuit is
powered up and a valid CLK signal is applied, a stabilization time is required for the PLL to phase lock
the feedback signal to its reference signal.
CLK
24
I
Feedback input. FBIN provides the feedback signal to the internal PLL. FBIN must be hard-wired to
FBOUT to complete the PLL. The integrated PLL synchronizes CLK and FBIN so that there is
nominally zero phase error between CLK and FBIN.
FBIN
G
13
11
12
I
Output bank enable. G is the output enable for outputs 1Y(0:9). When G is low, outputs 1Y(0:9) are
disabled to a logic-low state. When G is high, all outputs 1Y(0:9) are enabled and switch at the same
frequency as CLK.
I
O
Feedback output. FBOUT is dedicated for external feedback. It switches at the same frequency as
CLK. When externally wired to FBIN, FBOUT completes the feedback loop of the PLL. FBOUT has
an integrated 25-Ω series-damping resistor.
FBOUT
1Y (0:9)
3, 4, 5, 8, 9
15, 16, 17, 20,
21
Clock outputs. These outputs provide low-skew copies of CLK. Output bank 1Y(0:9) is enabled via
the G input. These outputs can be disabled to a logic-low state by deasserting the G control input.
Each output has an integrated 25-Ω series-damping resistor.
O
Analog power supply. AV
CC
provides the power reference for the analog circuitry. In addition, AV
CC
AV
CC
23
Power
can be used to bypass the PLL for test purposes. When AV
and CLK is buffered directly to the device outputs.
is strapped to ground, PLL is bypassed
CC
AGND
1
Ground Analog ground. AGND provides the ground reference for the analog circuitry.
Power Power supply
Ground Ground
V
CC
GND
2, 10, 14, 22
6, 7, 18, 19
3
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
ꢀ ꢁꢀꢂ ꢃ ꢄ ꢅ ꢆ
ꢇꢈ ꢇꢉꢊ ꢋꢌ ꢍ ꢎꢏꢉꢐ ꢑꢀ ꢒ ꢐꢑ ꢑ ꢋ ꢀꢐ ꢑꢀ ꢒ ꢁꢓ ꢔ ꢊ ꢏꢓ
ꢕ
SCAS612 B− SEPTEMBER 1998 − REVISED DECEMBER 2004
†
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage, AV
Supply voltage range, V , AV
Input voltage range, V (see Note 2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.5 V to 6.5 V
Voltage range applied to any output in the high
(see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . AV
< V
+0.7 V
CC
CC
CC
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.5 V to 4.6 V
CC
CC
I
or low state, V (see Notes 2 and 3) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.5 V to V
+ 0.5 V
O
CC
Input clamp current, I (V < 0) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −50 mA
IK
OK
I
Output clamp current, I
(V < 0 or V > V ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50 mA
O O CC
Continuous output current, I (V = 0 to V ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50 mA
Continuous current through each V
O
O
CC
or GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 100 mA
CC
Maximum power dissipation at T = 55°C (in still air) (see Note 4) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.7 W
A
stg
Storage temperature range, T
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −65°C to 150°C
†
Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. AV
must not exceed V .
CC
CC
2. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
3. This value is limited to 4.6 V maximum.
4. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.
For more information, refer to the Package Thermal Considerations application note in the ABT Advanced BiCMOS Technology Data
Book, literature number SCBD002.
recommended operating conditions (see Note 5)
MIN
3
MAX
UNIT
V
Supply voltage, V , AV
CC CC
3.6
High-level input voltage, V
IH
2
V
Low-level input voltage, V
IL
0.8
V
Input voltage, V
0
0
V
V
I
CC
High-level output current, I
−12
12
mA
mA
°C
OH
Low-level output current, I
OL
Operating free-air temperature, T
70
A
NOTE 5: Unused inputs must be held high or low to prevent them from floating.
4
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
ꢀ ꢁꢀ ꢂꢃ ꢄꢅ ꢆ
ꢇ ꢈꢇ ꢉꢊ ꢋꢌ ꢍꢎꢏꢉꢐ ꢑ ꢀꢒ ꢐ ꢑꢑ ꢋ ꢀꢐ ꢑ ꢀꢒ ꢁ ꢓꢔ ꢊ ꢏꢓ
ꢕ
SCAS612 B− SEPTEMBER 1998 − REVISED DECEMBER 2004
electrical characteristics over recommended operating free-air temperature range (unless
otherwise noted)
‡
PARAMETER
TEST CONDITIONS
AV , V
CC CC
MIN TYP
MAX
UNIT
V
IK
I = −18 mA
I
3 V
−1.2
V
I
I
I
I
I
I
= −100 µA
= −12 mA
= −6 mA
= 100 µA
= 12 mA
= 6 mA
MIN to MAX
3 V
V
CC
−0.2
2.1
OH
OH
OH
OL
OL
OL
V
V
V
OH
3 V
2.4
MIN to MAX
3 V
0.2
0.8
0.55
5
V
OL
3 V
I
I
V = V
or GND
or GND,
3.6 V
µA
µA
µA
pF
pF
I
I
CC
§
V = V
I = 0, Outputs: low or high
O
3.6 V
10
CC
I
CC
∆I
CC
One input at V
CC
− 0.6 V,
Other inputs at V
CC
or GND
3.3 V to 3.6 V
3.3 V
500
C
C
V = V
CC
or GND
or GND
4
6
i
I
V
= V
O CC
3.3 V
o
‡
§
For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.
For I of AV and I vs Frequency (see Figures 7 and 8).
CC CC CC
timing requirements over recommended ranges of supply voltage and operating free-air
temperature
MIN
25
MAX
125
60%
1
UNIT
f
Clock frequency
MHz
clk
Input clock duty cycle
40%
†
Stabilization time
ms
†
Time required for the integrated PLL circuit to obtain phase lock of its feedback signal to its reference signal. For phase lock to be obtained, a
fixed-frequency, fixed-phase reference signal must be present at CLK. Until phase lock is obtained, the specifications for propagation delay, skew,
and jitter parameters given in the switching characteristics table are not applicable. This parameter does not apply for input modulation under
SSC application.
switching characteristics over recommended ranges of supply voltage and operating free-air
‡
temperature, C = 30 pF (see Note 6 and Figures 1 and 2)
L
V
, AV
CC
= 3.3 V
0.165 V
V
, AV = 3.3 V
CC
CC
CC
FROM
(INPUT)/CONDITION
TO
(OUTPUT)
0.3 V
PARAMETER
UNIT
MIN
TYP
MAX
MIN
TYP
MAX
t , − jitter
phase error
(see Notes 7 and 8,
Figures 3, 4, and 5)
CLKIN↑ = 66 MHz to 100 MHz
FBIN↑
−150
150
−200
200
ps
ps
§
t
Any Y or FBOUT
Any Y or FBOUT
Any Y or FBOUT
200
80
sk(o)
Jitter
(see Figure 6)
−80
(pk-pk)
Clkin = 66 MHz to 100 MHz
F(clkin > 60 MHz)
ps
Jitter
(See Figure 6)
(cycle-cycle)
Any Y or FBOUT
Any Y or FBOUT
|100|
55%
Duty cycle reference
(see Figure 4)
45%
t
t
Any Y or FBOUT
Any Y or FBOUT
1.3
1.7
1.9
2.5
0.8
1.2
2.1
2.7
ns
ns
r
f
‡
§
These parameters are not production tested.
The t
specification is only valid for equal loading of all outputs.
sk(o)
NOTES: 6. The specifications for parameters in this table are applicable only after any appropriate stabilization time has elapsed.
7. This is considered as static phase error.
8. Phase error does not include jitter. The total phase error is −230 ps to 230 ps for the 5% V
range.
CC
5
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
ꢀ ꢁꢀꢂ ꢃ ꢄ ꢅ ꢆ
ꢇꢈ ꢇꢉꢊ ꢋꢌ ꢍ ꢎꢏꢉꢐ ꢑꢀ ꢒ ꢐꢑ ꢑ ꢋ ꢀꢐ ꢑꢀ ꢒ ꢁꢓ ꢔ ꢊ ꢏꢓ
ꢕ
SCAS612 B− SEPTEMBER 1998 − REVISED DECEMBER 2004
PARAMETER MEASUREMENT INFORMATION
3 V
0 V
Input
50% V
CC
t
pd
From Output
Under Test
V
V
OH
2 V
0.4 V
2 V
Output
500 W
50% V
CC
0.4 V
30 pF
OL
t
t
f
r
LOAD CIRCUIT FOR OUTPUTS
VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
NOTES: A.
C
includes probe and jig capacitance.
L
B. All input pulses are supplied by generators having the following characteristics: PRR ≤ 100 MHz, Z = 50 Ω, t ≤ 1.2 ns, t ≤ 1.2 ns.
O
r
f
C. The outputs are measured one at a time with one transition per measurement.
Figure 1. Load Circuit and Voltage Waveforms
CLKIN
FBIN
t
phase error
FBOUT
Any Y
t
sk(o)
Any Y
Any Y
t
sk(o)
Figure 2. Phase Error and Skew Calculations
6
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
ꢀ ꢁꢀ ꢂꢃ ꢄꢅ ꢆ
ꢇ ꢈꢇ ꢉꢊ ꢋꢌ ꢍꢎꢏꢉꢐ ꢑ ꢀꢒ ꢐ ꢑꢑ ꢋ ꢀꢐ ꢑ ꢀꢒ ꢁ ꢓꢔ ꢊ ꢏꢓ
ꢕ
SCAS612 B− SEPTEMBER 1998 − REVISED DECEMBER 2004
TYPICAL CHARACTERISTICS
PHASE ADJUSTMENT SLOPE AND PHASE ERROR
vs
LOAD CAPACITANCE
50
40
30
20
10
0
250
V
= 3.3 V
CC
= 100 MHz
200
150
100
50
f
C
T
c
= 30pF
LY
= 25°C
Phase Error
A
Phase Error Measured
from CLK to Y
0
−10
−20
−30
−50
−100
−150
Phase Adjustment Slope
−40
−50
−200
−250
45 50
0
5
10 15 20 25 30 35 40
CLF − Lumped Feedback Capacitance at FBIN − pF
Figure 3
PHASE ERROR
vs
CLOCK FREQUENCY
400
V
= 3.3 V
CC
CLY = CLF = 30 pF
= 25°C
T
A
300
200
Phase Error Measured
from CLK to FBIN
100
0
−100
35 45
55
65
75
85 95 105 115 125
f
− Clock Frequency − MHz
c
Figure 4
NOTES: A. CLY = Lumped capacitive load at Y
B. CLF = Lumped feedback capacitance at FBIN
7
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
ꢀ ꢁꢀꢂ ꢃ ꢄ ꢅ ꢆ
ꢇꢈ ꢇꢉꢊ ꢋꢌ ꢍ ꢎꢏꢉꢐ ꢑꢀ ꢒ ꢐꢑ ꢑ ꢋ ꢀꢐ ꢑꢀ ꢒ ꢁꢓ ꢔ ꢊ ꢏꢓ
ꢕ
SCAS612 B− SEPTEMBER 1998 − REVISED DECEMBER 2004
TYPICAL CHARACTERISTICS
PHASE ERROR
JITTER
vs
CLOCK FREQUENCY
vs
SUPPLY VOLTAGE
400
350
300
250
400
350
300
f
= 100 MHz
c
V
T
= 3.3 V
CC
= 25°C
CLY = CLF = 30 pF
T
Phase Error Measured
from CLK to FBIN
A
= 25°C
A
250
200
150
200
150
100
50
0
Peak to Peak
100
50
0
−50
Cycle to Cycle
−100
35 45
55
f
65 75
85 95 105 115 125
2.9
3.0
3.1 3.2
3.3
3.4
3.5
3.6 3.7
− Clock Frequency − MHz
V
CC
− Supply Voltage − V
c
Figure 5
Figure 6
SUPPLY CURRENT
vs
ANALOG SUPPLY CURRENT
vs
CLOCK FREQUENCY
CLOCK FREQUENCY
250
200
150
100
50
16
14
12
V
T
= 3.6 V
CC
= 25°C
AV
= 3.6 V
A
CC
CLY = CLF = 30 pF
Bias = 0/3 V
CLY = CLF = 30 pF
T
A
= 25°C
10
8
6
4
2
0
0
20
40
60
80
100
120
140
10
20
40
60
80
100
120
140
f
− Clock Frequency − MHz
clk
f
− Clock Frequency − MHz
c
Figure 7
Figure 8
NOTES: A. CLY = Lumped capacitive load at Y
B. CLF = Lumped feedback capacitance at FBIN
8
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
PACKAGE OPTION ADDENDUM
www.ti.com
16-Jul-2010
PACKAGING INFORMATION
Status (1)
Eco Plan (2)
MSL Peak Temp (3)
Samples
Orderable Device
Package Type Package
Drawing
Pins
Package Qty
Lead/
Ball Finish
(Requires Login)
CDC2510BPWR
NRND
NRND
TSSOP
TSSOP
PW
PW
24
24
2000
2000
Green (RoHS
& no Sb/Br)
CU NIPDAU Level-1-260C-UNLIM
Samples Not Available
CDC2510BPWRG4
Green (RoHS
& no Sb/Br)
CU NIPDAU Level-1-260C-UNLIM
Samples Not Available
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability
information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that
lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between
the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight
in homogeneous material)
(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
Addendum-Page 1
PACKAGE MATERIALS INFORMATION
www.ti.com
14-Jul-2012
TAPE AND REEL INFORMATION
*All dimensions are nominal
Device
Package Package Pins
Type Drawing
SPQ
Reel
Reel
A0
B0
K0
P1
W
Pin1
Diameter Width (mm) (mm) (mm) (mm) (mm) Quadrant
(mm) W1 (mm)
CDC2510BPWR
TSSOP
PW
24
2000
330.0
16.4
6.95
8.3
1.6
8.0
16.0
Q1
Pack Materials-Page 1
PACKAGE MATERIALS INFORMATION
www.ti.com
14-Jul-2012
*All dimensions are nominal
Device
Package Type Package Drawing Pins
TSSOP PW 24
SPQ
Length (mm) Width (mm) Height (mm)
367.0 367.0 38.0
CDC2510BPWR
2000
Pack Materials-Page 2
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other
changes to its semiconductor products and services per JESD46C and to discontinue any product or service per JESD48B. Buyers should
obtain the latest relevant information before placing orders and should verify that such information is current and complete. All
semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale supplied at the time
of order acknowledgment.
TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms
and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary
to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily
performed.
TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and
applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide
adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or
other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information
published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or
endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the
third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration
and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered
documentation. Information of third parties may be subject to additional restrictions.
Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service
voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice.
TI is not responsible or liable for any such statements.
Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements
concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support
that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which
anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause
harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use
of any TI components in safety-critical applications.
In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to
help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and
requirements. Nonetheless, such components are subject to these terms.
No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties
have executed a special agreement specifically governing such use.
Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in
military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components
which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and
regulatory requirements in connection with such use.
TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which
have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such
components to meet such requirements.
Products
Audio
Applications
www.ti.com/audio
amplifier.ti.com
dataconverter.ti.com
www.dlp.com
Automotive and Transportation www.ti.com/automotive
Communications and Telecom www.ti.com/communications
Amplifiers
Data Converters
DLP® Products
DSP
Computers and Peripherals
Consumer Electronics
Energy and Lighting
Industrial
www.ti.com/computers
www.ti.com/consumer-apps
www.ti.com/energy
dsp.ti.com
Clocks and Timers
Interface
www.ti.com/clocks
interface.ti.com
logic.ti.com
www.ti.com/industrial
www.ti.com/medical
www.ti.com/security
Medical
Logic
Security
Power Mgmt
Microcontrollers
RFID
power.ti.com
Space, Avionics and Defense www.ti.com/space-avionics-defense
microcontroller.ti.com
www.ti-rfid.com
Video and Imaging
www.ti.com/video
OMAP Mobile Processors www.ti.com/omap
Wireless Connectivity www.ti.com/wirelessconnectivity
TI E2E Community
e2e.ti.com
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2012, Texas Instruments Incorporated
相关型号:
©2020 ICPDF网 联系我们和版权申明