CY74FCT163245CPVC_技术文档

Data sheet acquired from Cypress Semiconductor Corporation.

Data sheet modiﬁed to remove devices not offered.

CY74FCT163245

CY74FCT163H245

SCCS051 - February 1997 - Revised March 2000

16-Bit Transceivers

Features

Functional Description

• Low power, pin-compatible replacement for LCX and

LPT families

• 5V tolerant inputs and outputs

These 16-bit transceivers are designed for use in bidirectional

synchronous communication between two buses, where high

speed and low power are required. Direction of data ﬂow is

controlled by (DIR), the Output Enable (OE) transfers data

when LOW and isolates the buses when HIGH. The outputs

are 24-mA balanced output drivers with current limiting

resistors to reduce the need for external terminating resistors

and provide for minimal undershoot and reduced ground

bounce..

• 24 mA balanced drive outputs

• Power-off disable outputs permits live insertion

• Edge-rate control circuitry for reduced noise

• FCT-C speed at 4.1 ns

• Latch-up performance exceeds JEDEC standard no. 17

• Typical output skew < 250ps

The CY74FCT163H245 has “bus hold” on the data inputs,

which retains the input’s last state whenever the input goes to

high impedance. This eliminates the need for pull-up/down

resistors and prevents ﬂoating inputs.

• Industrial temperature range of –40˚C to +85˚C

• TSSOP (19.6-mil pitch) or SSOP (25-mil pitch)

• TypicalV

olp

(groundbounce)performanceexceedsMil

Std 883D

The CY74FCT163245 is designed with inputs and outputs

capable of being driven by 5.0V buses, allowing its use in

mixed voltage systems as a translator. The outputs are also

designed with a power off disable feature enabling its use in

applications requiring live insertion.

• V_CC= 2.7V to 3.6V

• ESD (HBM) > 2000V

CY74FCT163H245

• Bus hold on data inputs

• Eliminates the need for external pull-up or pull-down

resistors

• Devices with bus hold are not recommended for trans-

lating rail-to-rail CMOS signals to 3.3V logic levels

Logic Block Diagrams CY74FCT163245, CY74FCT163H245

Pin Configuration

SSOP/TSSOP

Top View

DIR

2

1

OE

1

2

3

4

48

47

46

DIR

B

OE

1

2

1

A

1

2

A

1

2

B

A

2

GND

B

GND

A

45

44

43

42

41

B

1

2

1

5

6

7

8

9

1

3

4

1

3

A

2

1

2

B

A

4

1

V

CC

V

CC

1

2

163245

163H245

B

A

5

1

5

6

1

A

3

A

3

B

A

6

40

39

38

37

36

35

34

B

3

1

3

2

GND

10

11

B

A

7

1

7

8

1

A

4

1

4

2

B

A

8

12

13

B

1

4

2

4

B

A

1

2

1

2

14

15

16

17

18

A

2

A

5

2

1

5

GND

1

5

33

32

31

30

29

28

27

26

25

B

3

B

4

A

3

2

A

6

A

4

1

6

2

V

CC

B

6

B

7

B

8

1

6

7

8

2

A

5

19

20

21

22

23

24

2

5

6

2

A

7

B

A

6

1

7

2

GND

B

GND

A

2

7

8

2

7

A

8

B

A

1

8

2

8

DIR

OE

2

CY74FCT163245

CY74FCT163H245

Maximum Ratings^{[3, 4]}

Pin Description

(Above which the useful life may be impaired. For user guide-

lines, not tested.)

Name

Description

OE

DIR

A

Three-State Output Enable Inputs (Active LOW)

Storage Temperature ................................. –55°C to +125°C

Direction Control

Ambient Temperature with

Power Applied............................................. –55°C to +125°C

Inputs or Three-State Outputs^[1]

Supply Voltage Range........................................0.5V to 4.6V

DC Input Voltage ........................................... –0.5V to +7.0V

DC Output Voltage......................................... –0.5V to +7.0V

B

Function Table^[2]

Inputs

DC Output Current

(Maximum Sink Current/Pin) ........................–60 to +120 mA

OE

L

DIR

L

Outputs

Power Dissipation..........................................................1.0W

Bus B Data to Bus A

Bus A Data to Bus B

High Z State

L

H

Operating Range

H

X

Ambient

Range

Industrial

Temperature

V_CC

–40°C to +85°C

2.7V to 3.6V

Electrical Characteristics for Non Bus Hold Devices Over the Operating Range V_CC=2.7V to 3.6V

Parameter

Description

Input HIGH Voltage

Test Conditions

All Inputs

Min.

Typ.^[5]Max.

Unit

V

V_IH

V_IL

V_H

V_IK

I_IH

2.0

5.5

Input LOW Voltage

Input Hysteresis^[6]

0.8

V

100

mV

V

Input Clamp Diode Voltage

Input HIGH Current

V_CC=Min., I_IN=–18 mA

V_CC=Max., V_I=5.5

–0.7

–1.2

±1

µA

I_IL

Input LOW Current

V_CC=Max., V_I=GND

±1

µA

I_OZH

High Impedance Output Current

(Three-State Output pins)

V_CC=Max., V_OUT=5.5V

I_OZL

High Impedance Output Current

(Three-State Output pins)

V_CC=Max., V_OUT=GND

±1

µA

I_OS

Short Circuit Current^[7]

V_CC=Max., V_OUT=GND

–60

–135

–240

±100

10

mA

µA

I_OFF

I_CC

Power-Off Disable

V_CC=0V, V_OUT≤4.5V

Quiescent Power Supply Current

V_IN≤0.2V,

V_CC=Max.

0.1

2.0

V_IN>V_CC–0.2V

V_IN=V_CC–0.6V^[8]V_CC=Max.

∆I_CC

Quiescent Power Supply Current

(TTL inputs HIGH)

30

µA

Note:

1. On the CY74FCT163H245, these pins have bus hold.

2. H = HIGH Voltage Level. L = LOW Voltage Level. X = Don’t Care. Z = High Impedance.

3. Operation beyond the limits set forth may impair the useful life of the device. Unless otherwise noted, these limits are over the operating free-air temperature

range.

4. Unused inputs must always be connected to an appropriate logic voltage level, preferably either V_CCor ground.

5. Typical values are at V_CC=3.3V, T_A= +25˚C ambient.

6. This parameter is speciﬁed but not tested.

7. Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high-speed test apparatus and/or sample

and hold techniques are preferable in order to minimize internal chip heating and more accurately reﬂect operational values. Otherwise prolonged shorting of

a high output may raise the chip temperature well above normal and thereby cause invalid readings in other parametric tests. In any sequence of parameter

tests, I_OStests should be performed last.

8. Per TTL driven input; all other inputs at V_CCor GND.

2

CY74FCT163245

CY74FCT163H245

Electrical Characteristics For Bus Hold Devices Over the Operating Range V_CC=2.7V to 3.6V

Parameter

Description

Input HIGH Voltage

Test Conditions

All Inputs

Min. Typ.^[5]Max.

Unit

V

V_IH

V_IL

V_H

V_IK

I_IH

2.0

V_CC

0.8

Input LOW Voltage

Input Hysteresis^[6]

V

100

mV

V

Input Clamp Diode Voltage

Input HIGH Current

V_CC=Min., I_IN=–18 mA

V_CC=Max., V_I=V_CC

–0.7

–1.2

±100

µA

I_IL

Input LOW Current

±100

µA

I_BBH

I_BBL

Bus Hold Sustain Current on Bus Hold Input^[9]V_CC=Min.

V_I=2.0V

V_I=0.8V

–50

+50

I_BHHO

I_BHLO

Bus Hold Overdrive Current on Bus Hold Input^[9]V_CC=Max., V_I=1.5V

±500

I_OZH

High Impedance Output Current

(Three-State Output pins)

V_CC=Max., V_OUT=V_CC

V_CC=Max., V_OUT=GND

±1

µA

I_OZL

High Impedance Output Current

(Three-State Output pins)

I_OS

Short Circuit Current^[7]

V_CC=Max., V_OUT=GND

–60

–135

–240

±100

+40

mA

µA

I_OFF

I_CC

Power-Off Disable

V_CC=0V, V_OUT≤4.5V

Quiescent Power Supply Current

V_IN≤0.2V,

V_IN>V_CC–0.2V

V_CC=Max.

∆

Quiescent Power supply Current

(TTL inputs HIGH)

V_IN=V_CC–0.6V^[8]

+350

µA

V_CC=Max.

ICC

Electrical Characteristics For Balanced Drive Devices Over the Operating Range V_CC=2.7V to 3.6V

Parameter

Description

Test Conditions

Min.

Typ.^[5]Max.

Unit

I_ODL

Output LOW Dynamic Current^[7]

V_CC=3.3V, V_IN=V_IH

or V_IL, V_OUT=1.5V

45

180

mA

I_ODH

V_OH

Output HIGH Dynamic Current^[7]

Output HIGH Voltage

V_CC=3.3V, V_IN=V_IH

or V_IL, V_OUT=1.5V

–45

–180

mA

V_CC=Min., I_OH= –0.1 mA V_CC–0.2

V

V_CC=Min., I_OH= –8 mA

V_CC=3.0V, I_OH= –24 mA

V_CC=Min., I_OL= 0.1mA

V_CC=Min., I_OL= 24 mA

2.4^[10]

3.0

0.2

2.0

V_OL

Output LOW Voltage

0.3

0.55

Notes:

9. Pins with bus hold are described in Pin Description.

10. _OH=V_CC–0.6V at rated current.

V

Capacitance^[6](T_A= +25˚C, f = 1.0 MHz)

Parameter

C_IN

Description

Input Capacitance

Output Capacitance

Test Conditions

Typ.^[5]

Max.

Unit

V_IN= 0V

4.5

5.5

6.0

8.0

pF

C_OUT

V_OUT= 0V

3

CY74FCT163245

CY74FCT163H245

Power Supply Characteristics

Parameter

Description

Test Conditions

Typ.^[5]

Max.

Unit

I_CCD

Dynamic Power Supply

Current^[11]

V_CC=Max., One Input Toggling, V_IN=V_CCor

50

75

µA/MHz

50% Duty Cycle,

V_IN=GND

Outputs Open, OE=GND

I_C

Total Power Supply

Current^[12]

V_CC=Max., f₁=10 MHz, 50%

Duty Cycle, Outputs Open, One V_IN=GND

Bit Toggling, OE=GND

V_IN=V_CCor

0.5

2.0

0.8

mA

V_IN=V_CC–0.6V or

V_IN=GND

V_CC=Max., f₁=2.5 MHz, 50%

Duty Cycle, Outputs Open, Six- V_IN=GND

teen Bits Toggling, OE=GND

V_IN=V_CCor

3.0^[13]

3.3^[13]

V_IN=V_CC–0.6V or

V_IN=GND

Switching Characteristics Over the Operating Range V_CC=3.0V to 3.6V^[14,15]

CY74FCT163245A

CY74FCT163H245A

CY74FCT163245C

CY74FCT163H245C

Parameter

t_PLH

t_PHL

Description

Min.

Max.

Min.

Max.

Unit

Fig. No.^[16]

Propagation Delay Data to

Output

1.5

4.8

1.5

4.1

ns

1, 3

t_PZH

t_PZL

Output Enable Time

Output Disable Time

Output Skew^[17]

1.5

6.2

5.6

0.5

1.5

5.8

5.2

0.5

1, 7, 8

—

t_PHZ

t_PLZ

t_SK(O)

Notes:

11. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.

12. I_C

I_C

=

I_QUIESCENT+ I_INPUTS+ I_DYNAMIC

I_CC+∆I_CCD_HN_T+I_CCD(f₀/2 + f₁N₁)

Quiescent Current with CMOS input levels

Power Supply Current for a TTL HIGH input (V_IN=3.4V)

Duty Cycle for TTL inputs HIGH

I_CC

∆I_CC

D_H

N_T

I_CCD

f₀

Number of TTL inputs at D_H

Dynamic Current caused by an input transition pair (HLH or LHL)

Clock frequency for registered devices, otherwise zero

Input signal frequency

f₁

N₁

Number of inputs changing at f₁

All currents are in milliamps and all frequencies are in megahertz.

13. Values for these conditions are examples of the I_CCformula. These limits are speciﬁed but not tested.

14. Minimum limits are speciﬁed but not tested on Propagation Delays.

15. For V_CC=2.7, propagation delay, output enable and output disable times should be degraded by 20%.

16. See “Parameter Measurement Information” in the General Information section.

17. Skew between any two outputs of the same package switching in the same direction. This parameter is ensured by design.

Ordering Information CY74FCT163245

Speed

(ns)

Package

Name

Operating

Range

Ordering Code

CY74FCT163245CPACT

CY74FCT163245CPVC/PVCT

CY74FCT163245APACT

CY74FCT163245APVC/PVCT

Package Type

48-Lead (240-Mil) TSSOP

48-Lead (300-Mil) SSOP

48-Lead (240-Mil) TSSOP

48-Lead (300-Mil) SSOP

4.1

Z48

O48

Z48

O48

Industrial

4.8

Industrial

4

CY74FCT163245

CY74FCT163H245

Ordering Information CY74FCT163H245

Speed

(ns)

Package

Operating

Range

Ordering Code

74FCT163H245CPACT

CY74FCT163H245CPVC

74FCT163H245CPVCT

CY74FCT163H245APVC

74FCT163H245APVCT

Name

Package Type

48-Lead (240-Mil) TSSOP

48-Lead (300-Mil) SSOP

4.1

Z48

Industrial

O48

4.8

Industrial

5

CY74FCT163245

CY74FCT163H245

Package Diagrams

48-Lead Shrunk Small Outline Package O48

48-Lead Thin Shrunk Small Outline Package Z48

6

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue

any product or service without notice, and advise customers to obtain the latest version of relevant information

to verify, before placing orders, that information being relied on is current and complete. All products are sold

subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those

pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in

accordance with TI’s standard warranty. Testing and other quality control techniques are utilized to the extent

TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily

performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF

DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE (“CRITICAL

APPLICATIONS”). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR

WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER

CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO

BE FULLY AT THE CUSTOMER’S RISK.

In order to minimize risks associated with the customer’s applications, adequate design and operating

safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent

that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other

intellectual property right of TI covering or relating to any combination, machine, or process in which such

semiconductor products or services might be or are used. TI’s publication of information regarding any third

party’s products or services does not constitute TI’s approval, warranty or endorsement thereof.


型号：	CY74FCT163245CPVC
厂家：	TEXAS INSTRUMENTS
描述：	16-Bit Transceivers 16位收发器总线驱动器总线收发器逻辑集成电路光电二极管
文件：	总7页 (文件大小：69K)
中文：	中文翻译
下载：	下载PDF数据表文档文件

CY74FCT163245CPVC [TI]

相关型号：

CY74FCT163245CPVCT

CY74FCT163245CPVCT

CY74FCT163245SSOP

CY74FCT163245TSSOP

CY74FCT163373

CY74FCT163373APAC

CY74FCT163373CPAC

CY74FCT163373CPAC

CY74FCT163373CPAC

CY74FCT163373CPACT

CY74FCT163373CPVC

CY74FCT163373CPVCT