ISO721-Q1 [TI]

3.3-V / 5-V HIGH-SPEED DIGITAL ISOLATORS; 3.3 V / 5 V高速数字隔离器
ISO721-Q1
型号: ISO721-Q1
厂家: TEXAS INSTRUMENTS    TEXAS INSTRUMENTS
描述:

3.3-V / 5-V HIGH-SPEED DIGITAL ISOLATORS
3.3 V / 5 V高速数字隔离器

文件: 总19页 (文件大小:379K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
ISO721-Q1  
www.ti.com ....................................................................................................................................................................................................... SLLS918JULY 2008  
3.3-V / 5-V HIGH-SPEED DIGITAL ISOLATORS  
1
FEATURES  
Qualified for Automotive Applications  
Low-Power Sleep Mode  
High Electromagnetic Immunity  
Low Input Current Requirement  
Failsafe Output  
4000-V(peak) Isolation  
UL 1577, IEC 60747-5-2 (VDE 0884, Rev 2),  
IEC 61010-1  
50-kV/s Transient Immunity (Typ)  
Drop-In Replacement for Most Optical and  
Magnetic Isolators  
Signaling Rate 0 Mbps to 150 Mbps  
Low Propagation Delay  
Low Pulse Skew  
(Pulse-Width Distortion)  
DESCRIPTION  
The ISO721 is a digital isolator with a logic input and output buffer separated by a silicon oxide (SiO2) insulation  
barrier. This barrier provides galvanic isolation of up to 4000 V. Used in conjunction with isolated power supplies,  
this device prevents noise currents on a data bus or other circuits from entering the local ground, and interfering  
with or damaging sensitive circuitry.  
A binary input signal is conditioned, translated to a balanced signal, then differentiated by the capacitive isolation  
barrier. Across the isolation barrier, a differential comparator receives the logic transition information, then sets or  
resets a flip-flop and the output circuit accordingly. A periodic update pulse is sent across the barrier to ensure  
the proper dc level of the output. If this dc refresh pulse is not received for more than 4 µs, the input is assumed  
to be unpowered or not being actively driven, and the failsafe circuit drives the output to a logic high state.  
FUNCTION DIAGRAM  
Isolation Barrier  
DC Channel  
+
_
Filter  
Pulse Width  
Demodulation  
OSC  
+
PWM  
V
ref  
_
+
Carrier Detect  
POR  
POR  
BIAS  
+
_
Data MUX  
AC Detect  
3-State  
Input  
+
Filter  
IN  
V
ref  
_
+
OUT  
Output Buffer  
AC Channel  
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas  
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of the Texas  
Instruments standard warranty. Production processing does not  
necessarily include testing of all parameters.  
Copyright © 2008, Texas Instruments Incorporated  
ISO721-Q1  
SLLS918JULY 2008 ....................................................................................................................................................................................................... www.ti.com  
DESCRIPTION (CONTINUED)  
The symmetry of the dielectric and capacitor within the integrated circuitry provides for close capacitive matching  
and allows fast transient voltage changes between the input and output grounds without corrupting the output.  
The small capacitance and resulting time constant provide for fast operation with signaling rates(1) from 0 Mbps  
(dc) to 100 Mbps.  
The device requires two supply voltages of 3.3 V, 5 V, or any combination. All inputs are 5-V tolerant when  
supplied from a 3.3-V supply, and all outputs are 4-mA CMOS. The device has a TTL input threshold and a  
noise-filter at the input that prevents transient pulses of up to 2 ns in duration from being passed to the output of  
the device.  
The ISO721 is characterized for operation over the ambient temperature range of –40°C to 125°C.  
(1) The signaling rate of a line is the number of voltage transitions that are made per second expressed in  
the units bps (bits per second).  
D PACKAGE  
(TOP VIEW)  
V
V
V
CC2  
1
2
3
4
8
7
6
5
CC1  
IN  
GND2  
OUT  
CC1  
GND1  
GND2  
ORDERING INFORMATION(1)  
TA  
PACKAGE(2)  
ORDERABLE PART NUMBER  
ISO721QDRQ1  
TOP-SIDE MARKING  
IS721Q  
–40°C to 125°C  
SOIC – D  
Reel of 2500  
(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI  
web site at www.ti.com.  
(2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.  
REGULATORY INFORMATION  
VDE  
CSA  
UL  
Approved under CSA Component  
Acceptance Notice: CA-5A  
Recognized under 1577  
Certified according to IEC 60747-5-2  
File Number: 40016131  
Component Recognition Program(1)  
File Number: 1698195  
File Number: E181974  
(1) Production tested 3000 VRMS for 1 second in accordance with UL 1577.  
2
Submit Documentation Feedback  
Copyright © 2008, Texas Instruments Incorporated  
Product Folder Link(s): ISO721-Q1  
ISO721-Q1  
www.ti.com ....................................................................................................................................................................................................... SLLS918JULY 2008  
ABSOLUTE MAXIMUM RATINGS(1)  
VCC  
VI  
Supply voltage(2), VCC1, VCC2  
Voltage at IN or OUT terminal  
Output current  
–0.5 V to 6 V  
–0.5 V to 6 V  
±15 mA  
IO  
TJ  
Maximum virtual-junction temperature  
170°C  
Human-Body Model(3)  
Charged-Device Model(4)  
±2 kV  
ESD  
Electrostatic discharge rating  
±1 kV  
(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings  
only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating  
conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.  
(2) All voltage values except differential I/O bus voltages are with respect to network ground terminal and are peak voltage values. Vrms  
values are not listed in this publication.  
(3) JEDEC Standard 22, Test Method A114-C.01  
(4) JEDEC Standard 22, Test Method C101  
RECOMMENDED OPERATING CONDITIONS  
MIN  
MAX UNIT  
VCC  
IOH  
IOL  
tui  
Supply voltage(1), VCC1, VCC2  
High-level output current  
3
5.5  
4
V
mA  
mA  
ns  
V
Low-level output current  
–4  
10  
2
Input pulse width  
VIH  
VIL  
TA  
TJ  
High-level input voltage (IN)  
Low-level input voltage (IN)  
Operating free-air temperature  
Operating virtual-junction temperature  
VCC  
0.8  
0
V
–40  
125  
150  
°C  
°C  
See the Thermal Characteristics table  
H
External magnetic field intensity per IEC 61000-4-8 and IEC 61000-4-9 certification  
1000 A/m  
(1) For 5-V operation, VCC1 or VCC2 is specified from 4.5 V to 5.5 V. For 3.3-V operation, VCC1 or VCC2 is specified from 3 V to 3.6 V.  
IEC 60747-5-2 INSULATION CHARACTERISTICS(1)  
over recommended operating conditions (unless otherwise noted)  
PARAMETER  
TEST CONDITIONS  
SPECIFICATIONS  
UNIT  
VIORM  
Maximum working insulation voltage  
560  
V
After Input/Output Safety Test Subgroup 2/3  
VPR = VIORM × 1.2, t = 10 s,  
Partial discharge < 5 pC  
672  
896  
V
V
V
Method a, VPR = VIORM × 1.6,  
Type and sample test with t = 10 s,  
Partial discharge < 5 pC  
VPR  
Input to output test voltage  
Method b1, VPR = VIORM × 1.875,  
100 % Production test with t = 1 s,  
Partial discharge < 5 pC  
1050  
VIOTM  
RS  
Transient overvoltage  
Insulation resistance  
Pollution degree  
t = 60 s  
4000  
>109  
2
V
VIO = 500 V at TS  
(1) Climatic Classification 40/125/21  
Copyright © 2008, Texas Instruments Incorporated  
Submit Documentation Feedback  
3
Product Folder Link(s): ISO721-Q1  
ISO721-Q1  
SLLS918JULY 2008 ....................................................................................................................................................................................................... www.ti.com  
ELECTRICAL CHARACTERISTICS: VCC1 and VCC2 5-V(1) OPERATION  
over recommended operating conditions (unless otherwise noted)  
PARAMETER  
TEST CONDITIONS  
MIN  
TYP  
0.5  
2
MAX UNIT  
Quiescent  
25 Mbps  
Quiescent  
25 Mbps  
1
ICC1  
ICC2  
VOH  
VOL  
VCC1 supply current  
VI = VCC or 0 V, No load  
mA  
4
8
12  
VCC2 supply current  
VI = VCC or 0 V, No load  
mA  
14  
10  
4.6  
5
IOH = -4 mA, See Figure 1  
IOH = –20 µA, See Figure 1  
IOL = 4 mA, See Figure 1  
IOL = 20 µA, See Figure 1  
VCC – 0.8  
VCC – 0.1  
High-level output voltage  
Low-level output voltage  
V
0.2  
0
0.4  
V
0.1  
VI(HYS)  
IIH  
Input voltage hysteresis  
High-level input current  
Low-level input current  
Input capacitance to ground  
150  
mV  
IN at 2 V  
10  
µA  
IIL  
IN at 0.8 V  
–10  
15  
CI  
IN at VCC, VI = 0.4 sin (4E6πt)  
VI = VCC or 0 V, See Figure 3  
1
pF  
CMTI  
Common-mode transient immunity  
50  
kV/µs  
(1) For 5-V operation, VCC1 or VCC2 is specified from 4.5 V to 5.5 V. For 3.3-V operation, VCC1 or VCC2 is specified from 3 V to 3.6 V.  
SWITCHING CHARACTERISTICS: VCC1 and VCC2 5-V OPERATION  
over recommended operating conditions (unless otherwise noted)  
PARAMETER  
TEST CONDITIONS  
See Figure 1  
MIN  
TYP  
17  
17  
0.5  
0
MAX UNIT  
tPLH  
tPHL  
tsk(p)  
tsk(pp)  
tr  
Propagation delay, low-to-high-level output  
Propagation delay , high-to-low-level output  
24  
24  
2
ns  
ns  
ns  
ns  
ns  
ns  
µs  
See Figure 1  
See Figure 1  
Pulse skew |tPHL – tPLH  
|
(1)  
Part-to-part skew  
3
Output signal rise time  
Output signal fall time  
See Figure 1  
See Figure 1  
See Figure 2  
1
tf  
1
tfs  
Failsafe output delay time from input power loss  
3
100-Mbps NRZ data input,  
See Figure 4  
2
3
tjit(PP)  
Peak-to-peak eye-pattern jitter  
ns  
100-Mbps unrestricted bit run length  
data input, See Figure 4  
(1) tsk(PP) is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices  
operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.  
4
Submit Documentation Feedback  
Copyright © 2008, Texas Instruments Incorporated  
Product Folder Link(s): ISO721-Q1  
ISO721-Q1  
www.ti.com ....................................................................................................................................................................................................... SLLS918JULY 2008  
ELECTRICAL CHARACTERISTICS: VCC1 at 5-V, VCC2 at 3.3-V(1) OPERATION  
over recommended operating conditions (unless otherwise noted)  
PARAMETER  
TEST CONDITIONS  
MIN  
TYP  
0.5  
2
MAX UNIT  
Quiescent  
25 Mbps  
Quiescent  
25 Mbps  
1
ICC1  
ICC2  
VOH  
VOL  
VCC1 supply current  
VI = VCC or 0 V, No load  
mA  
4
4
6.5  
mA  
7.5  
VCC2 supply current  
VI = VCC or 0 V, No load  
5
IOH = –4 mA, See Figure 1  
IOH = –20 µA, See Figure 1  
IOL = 4 mA, See Figure 1  
IOL = 20 µA, See Figure 1  
VCC – 0.4  
VCC – 0.1  
3
High-level output voltage  
Low-level output voltage  
V
3.3  
0.2  
0
0.4  
V
0.1  
VI(HYS)  
IIH  
Input voltage hysteresis  
High-level input current  
Low-level input current  
Input capacitance to ground  
150  
mV  
IN at 2 V  
10  
µA  
µA  
IIL  
IN at 0.8 V  
–10  
15  
CI  
IN at VCC, VI = 0.4 sin (4E6πt)  
VI = VCC or 0 V, See Figure 3  
1
pF  
CMTI  
Common-mode transient immunity  
40  
kV/µs  
(1) For 5-V operation, VCC1 or VCC2 is specified from 4.5 V to 5.5 V. For 3.3-V operation, VCC1 or VCC2 is specified from 3 V to 3.6 V.  
SWITCHING CHARACTERISTICS: VCC1 at 5-V, VCC2 at 3.3-V OPERATION  
over recommended operating conditions (unless otherwise noted)  
PARAMETER  
TEST CONDITIONS  
See Figure 1  
MIN  
TYP  
19  
19  
0.5  
0
MAX UNIT  
tPLH  
tPHL  
tsk(p)  
tsk(pp)  
tr  
Propagation delay, low-to-high-level output  
Propagation delay , high-to-low-level output  
30  
30  
3
ns  
ns  
ns  
ns  
ns  
ns  
µs  
See Figure 1  
See Figure 1  
Pulse skew |tPHL – tPLH  
|
(1)  
Part-to-part skew  
5
Output signal rise time  
Output signal fall time  
See Figure 1  
See Figure 1  
See Figure 2  
2
tf  
2
tfs  
Failsafe output delay time from input power loss  
3
100-Mbps NRZ data input,  
See Figure 4  
2
3
tjit(PP)  
Peak-to-peak eye-pattern jitter  
ns  
100-Mbps unrestricted bit run length  
data input, See Figure 4  
(1) tsk(PP) is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices  
operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.  
Copyright © 2008, Texas Instruments Incorporated  
Submit Documentation Feedback  
5
Product Folder Link(s): ISO721-Q1  
ISO721-Q1  
SLLS918JULY 2008 ....................................................................................................................................................................................................... www.ti.com  
ELECTRICAL CHARACTERISTICS: VCC1 at 3.3-V, VCC2 at 5-V(1) OPERATION  
over recommended operating conditions (unless otherwise noted)  
PARAMETER  
TEST CONDITIONS  
MIN  
TYP  
0.3  
1
MAX UNIT  
Quiescent  
25 Mbps  
Quiescent  
25 Mbps  
0.5  
mA  
2
ICC1  
ICC2  
VOH  
VOL  
VCC1 supply current  
VI = VCC or 0 V, No load  
8
12  
VCC2 supply current  
VI = VCC or 0 V, No load  
mA  
14  
10  
4.6  
5
IOH = –4 mA, See Figure 1  
IOH = –20 µA, See Figure 1  
IOL = 4 mA, See Figure 1  
IOL = 20 µA, See Figure 1  
VCC – 0.8  
VCC – 0.1  
High-level output voltage  
Low-level output voltage  
V
0.2  
0
0.4  
V
0.1  
VI(HYS)  
IIH  
Input voltage hysteresis  
High-level input current  
Low-level input current  
Input capacitance to ground  
150  
mV  
IN at 2 V  
10  
µA  
µA  
IIL  
IN at 0.8 V  
–10  
15  
CI  
IN at VCC, VI = 0.4 sin (4E6πt)  
VI = VCC or 0 V, See Figure 3  
1
pF  
CMTI  
Common-mode transient immunity  
40  
kV/µs  
(1) For 5-V operation, VCC1 or VCC2 is specified from 4.5 V to 5.5 V. For 3.3-V operation, VCC1 or VCC2 is specified from 3 V to 3.6 V.  
SWITCHING CHARACTERISTICS: VCC1 at 3.3-V, VCC2 at 5-V OPERATION  
over recommended operating conditions (unless otherwise noted)  
PARAMETER  
TEST CONDITIONS  
See Figure 1  
MIN  
TYP  
17  
17  
0.5  
0
MAX UNIT  
tPLH  
tPHL  
tsk(p)  
tsk(pp)  
tr  
Propagation delay, low-to-high-level output  
Propagation delay , high-to-low-level output  
30  
30  
3
ns  
ns  
ns  
ns  
ns  
ns  
µs  
See Figure 1  
See Figure 1  
Pulse skew |tPHL – tPLH  
|
(1)  
Part-to-part skew  
5
Output signal rise time  
Output signal fall time  
See Figure 1  
See Figure 1  
See Figure 2  
1
tf  
1
tfs  
Failsafe output delay time from input power loss  
3
100-Mbps NRZ data input, See  
Figure 4  
2
3
tjit(PP)  
Peak-to-peak eye-pattern jitter  
ns  
100-Mbps unrestricted bit run length  
data input, See Figure 4  
(1) tsk(PP) is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices  
operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.  
6
Submit Documentation Feedback  
Copyright © 2008, Texas Instruments Incorporated  
Product Folder Link(s): ISO721-Q1  
ISO721-Q1  
www.ti.com ....................................................................................................................................................................................................... SLLS918JULY 2008  
ELECTRICAL CHARACTERISTICS: VCC1 and VCC2 at 3.3-V(1) OPERATION  
over recommended operating conditions (unless otherwise noted)  
PARAMETER  
TEST CONDITIONS  
MIN  
TYP  
0.3  
1
MAX UNIT  
Quiescent  
25 Mbps  
Quiescent  
25 Mbps  
0.5  
mA  
2
ICC1  
ICC2  
VOH  
VOL  
VCC1 supply current  
VI = VCC or 0 V, No load  
4
6.5  
mA  
7.5  
VCC2 supply current  
VI = VCC or 0 V, No load  
5
IOH = –4 mA, See Figure 1  
IOH = –20 µA, See Figure 1  
IOL = 4 mA, See Figure 1  
IOL = 20 µA, See Figure 1  
VCC – 0.4  
VCC – 0.1  
3
High-level output voltage  
Low-level output voltage  
V
3.3  
0.2  
0
0.4  
V
0.1  
VI(HYS)  
IIH  
Input voltage hysteresis  
High-level input current  
Low-level input current  
Input capacitance to ground  
150  
mV  
IN at 2 V  
10  
µA  
µA  
IIL  
IN at 0.8 V  
–10  
15  
CI  
IN at VCC, VI = 0.4 sin (4E6πt)  
VI = VCC or 0 V, See Figure 3  
1
pF  
CMTI  
Common-mode transient immunity  
40  
kV/µs  
(1) For 5-V operation, VCC1 or VCC2 is specified from 4.5 V to 5.5 V. For 3.3-V operation, VCC1 or VCC2 is specified from 3 V to 3.6 V.  
SWITCHING CHARACTERISTICS: VCC1 and VCC2 at 3.3-V OPERATION  
over recommended operating conditions (unless otherwise noted)  
PARAMETER  
TEST CONDITIONS  
See Figure 1  
MIN  
TYP  
20  
20  
0.5  
0
MAX UNIT  
tPLH  
tPHL  
tsk(p)  
tsk(pp)  
tr  
Propagation delay, low-to-high-level output  
Propagation delay , high-to-low-level output  
34  
34  
3
ns  
ns  
ns  
ns  
ns  
ns  
µs  
See Figure 1  
See Figure 1  
Pulse skew |tPHL – tPLH  
|
(1)  
Part-to-part skew  
5
Output signal rise time  
Output signal fall time  
See Figure 1  
See Figure 1  
See Figure 2  
2
tf  
2
tfs  
Failsafe output delay time from input power loss  
3
100-Mbps NRZ data input, See  
Figure 4  
2
3
tjit(PP)  
Peak-to-peak eye-pattern jitter  
ns  
100-Mbps unrestricted bit run length  
data input, See Figure 4  
(1) tsk(PP) is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices  
operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.  
Copyright © 2008, Texas Instruments Incorporated  
Submit Documentation Feedback  
7
Product Folder Link(s): ISO721-Q1  
ISO721-Q1  
SLLS918JULY 2008 ....................................................................................................................................................................................................... www.ti.com  
PARAMETER MEASUREMENT INFORMATION  
V
CC1  
V
V
/2  
CC1  
V
/2  
I
I
OUT  
CC1  
O
IN  
0 V  
t
t
PHL  
V
PLH  
Input  
Generator  
(see Note A)  
V
O
OH  
C
90%  
10%  
V
L
I
50 W  
V
50%  
50%  
O
(see Note B)  
V
OL  
t
t
f
r
A. The input pulse is supplied by a generator having the following characteristics:  
PRR 50 kHz, 50% duty cycle, tr 3 ns, tf 3 ns, ZO = 50 .  
B. CL = 15 pF and includes instrumentation and fixture capacitance within ±20%.  
Figure 1. Switching Characteristic Test Circuit and Voltage Waveforms  
V
I
V
CC1  
V
CC1  
V
2.7 V  
I
IN  
0 V  
OUT  
V
0 V  
t
fs  
O
V
V
OH  
50%  
V
O
C
L
OL  
15 pF  
±20%  
NOTE: VI transition time is 100 ns  
Figure 2. Failsafe Delay Time Test Circuit and Voltage Waveforms  
V
V
CC2  
CC1  
OUT  
C
IN  
V
L
CC  
V
15 pF  
±20%  
O
or  
0 V  
C = 0.1 mF,  
I
GND1  
GND2  
±1%  
V
CM  
NOTE: Pass/fail criteria is no change in VO.  
Figure 3. Common-Mode Transient Immunity Test Circuit and Voltage Waveform  
8
Submit Documentation Feedback  
Copyright © 2008, Texas Instruments Incorporated  
Product Folder Link(s): ISO721-Q1  
ISO721-Q1  
www.ti.com ....................................................................................................................................................................................................... SLLS918JULY 2008  
PARAMETER MEASUREMENT INFORMATION (continued)  
Tektronix  
Tektronix  
HFS9009  
784D  
PATTERN  
GENERATOR  
V
CC1  
In p u t  
0 V  
O u tp u t  
V
CC2/2  
J itte r  
NOTE: Bit pattern run length is 216 – 1. Transition Time is 800 ps. NRZ data input has no more than five consecutive  
1s or 0s.  
Figure 4. Peak-to-Peak Eye-Pattern Jitter Test Circuit and Voltage Waveform  
Copyright © 2008, Texas Instruments Incorporated  
Submit Documentation Feedback  
9
Product Folder Link(s): ISO721-Q1  
ISO721-Q1  
SLLS918JULY 2008 ....................................................................................................................................................................................................... www.ti.com  
DEVICE INFORMATION  
PACKAGE CHARACTERISTICS  
PARAMETER  
TEST CONDITIONS  
MIN  
TYP  
MAX UNIT  
(1)  
L(101)  
L(102)  
Minimum air gap (clearance)  
Shortest terminal-to-terminal distance through air  
4.8  
mm  
Shortest terminal to terminal distance across the  
package surface  
Minimum external tracking (creepage)  
4.3  
175  
0.008  
mm  
V
Tracking resistance (comparative  
tracking index)  
CTI  
DIN IEC 60112/VDE 0303 Part 1  
Distance through insulation  
Minimum internal gap  
(internal clearance)  
mm  
Input to output, VIO = 500 V, all pins on each side of  
the barrier tied together creating a two-terminal  
device, TA < 100°C  
>1012  
>1011  
RIO  
Isolation resistance  
Input to output, VIO = 500 V,  
100°C TA< TA max.  
CIO  
CI  
Barrier capacitance, input to output  
Input capacitance to ground  
VI = 0.4 sin (4E6πt)  
VI = 0.4 sin (4E6πt)  
1
1
pF  
pF  
(1) Creepage and clearance requirements are applied according to the specific equipment isolation standards of an application. Care should  
be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the  
printed circuit board do not reduce this distance.  
Creepage and clearance on a printed circuit board become equal according to the measurement techniques shown in the Isolation  
Glossary. Techniques such as inserting grooves and/or ribs on a printed circuit board are used to help increase these specifications.  
IEC 60664-1 RATINGS TABLE  
PARAMETER  
Basic isolation group  
TEST CONDITIONS  
SPECIFICATION  
Material group  
IIIa  
I-IV  
I-III  
Rated mains voltage 150 VRMS  
Rated mains voltage 300 VRMS  
Installation classification  
DEVICE I/O SCHEMATIC  
Equivalent Input and Output Schematic Diagrams  
Input  
Output  
V
CC2  
V
V
CC1  
CC1  
V
CC1  
8 W  
1 MW  
OUT  
500 W  
IN  
13 W  
10  
Submit Documentation Feedback  
Copyright © 2008, Texas Instruments Incorporated  
Product Folder Link(s): ISO721-Q1  
ISO721-Q1  
www.ti.com ....................................................................................................................................................................................................... SLLS918JULY 2008  
IEC SAFETY LIMITING VALUES  
Safety limiting is designed to prevent potential damage to the isolation barrier upon failure of input or output  
circuitry. A failure of the IO can allow low resistance to ground or the supply, and without current limiting,  
dissipate sufficient power to overheat the die and damage the isolation barrier, potentially leading to secondary  
system failures.  
PARAMETER  
TEST CONDITIONS  
MIN  
MAX UNIT  
θJA = 263°C/W, VI = 5.5 V, TJ = 170°C, TA = 25°C  
θJA = 263°C/W, VI = 3.6 V, TJ = 170°C, TA = 25°C  
100  
mA  
153  
IS  
Safety input, output, or supply current  
Maximum case temperature  
TS  
150  
°C  
The safety-limiting constraint is the absolute maximum junction temperature specified in the absolute maximum  
ratings table. The power dissipation and junction-to-air thermal impedance of the device installed in the  
application hardware determines the junction temperature. The junction-to-air thermal resistance in the Thermal  
Characteristics table is that of a device installed in the JESD51-3, Low Effective Thermal Conductivity Test Board  
for Leaded Surface Mount Packages and is conservative. The power is the recommended maximum input  
voltage times the current. The junction temperature is then the ambient temperature plus the power times the  
junction-to-air thermal resistance.  
THERMAL CHARACTERISTICS  
(over recommended operating conditions unless otherwise noted)  
PARAMETER  
TEST CONDITIONS  
MIN  
TYP  
263  
125  
44  
MAX UNIT  
Low-K(1)  
High-K(1)  
θJA  
Junction-to-air thermal resistance  
°C/W  
θJB  
θJC  
Junction-to-board thermal resistance  
Junction-to-case thermal resistance  
°C/W  
°C/W  
75  
VCC1 = VCC2 = 5.5 V, TJ = 150°C, CL = 15 pF,  
Input a 100-Mbps 50% duty cycle square wave  
PD  
Device power dissipation  
159 mW  
(1) Tested in accordance with the Low-K or High-K thermal metric definition of EIA/JESD51-3 for leaded surface-mount packages.  
200  
175  
V
, V  
= 3.6 V  
CC1 CC2  
150  
125  
100  
75  
50  
25  
0
V
, V  
= 5.5 V  
CC1 CC2  
0
50  
100  
Case Temperature  
150  
200  
oC  
Figure 5. θJC Thermal Derating Curve Per IEC 60747-5-2  
Copyright © 2008, Texas Instruments Incorporated  
Submit Documentation Feedback  
11  
Product Folder Link(s): ISO721-Q1  
ISO721-Q1  
SLLS918JULY 2008 ....................................................................................................................................................................................................... www.ti.com  
FUNCTION TABLE(1)  
INPUT  
(IN)  
OUTPUT  
(OUT)  
VCC1  
VCC2  
H
L
H
L
PU  
PD  
PU  
PU  
Open  
X
H
H
(1) PU = powered up (VCC 3 V), PD = powered down (VCC 2.5 V), X = irrelevant, H = high level,  
L = low level  
12  
Submit Documentation Feedback  
Copyright © 2008, Texas Instruments Incorporated  
Product Folder Link(s): ISO721-Q1  
ISO721-Q1  
www.ti.com ....................................................................................................................................................................................................... SLLS918JULY 2008  
TYPICAL CHARACTERISTICS  
RMS SUPPLY CURRENT vs SIGNALING RATE  
RMS SUPPLY CURRENT vs SIGNALING RATE  
10  
9
15  
14  
13  
12  
V
V
T
= 3.3 V,  
= 3.3 V,  
= 25oC,  
V
V
T
= 5 V,  
= 5 V,  
= 25oC,  
CC1  
CC2  
CC1  
CC2  
8
7
6
5
A
A
I
CC2  
C
= 15 pF  
C
= 15 pF  
L
L
11  
10  
9
8
7
6
I
CC2  
I
4
3
2
CC1  
5
4
3
2
1
0
I
CC1  
1
0
0
25  
50  
75  
100  
0
25  
50  
75  
100  
Signaling Rate (Mbps)  
Signaling Rate (Mbps)  
Figure 6.  
Figure 7.  
PROPAGATION DELAY vs FREE-AIR TEMPERATURE  
30  
PROPAGATION DELAY vs FREE-AIR TEMPERATURE  
20  
t
PLH  
18  
16  
t
PLH  
25  
t
PHL  
t
PHL  
14  
12  
10  
20  
15  
8
6
4
10  
V
V
= 3.3 V,  
= 3.3 V,  
CC1  
CC2  
V
= 5 V,  
= 5 V,  
CC1  
CC2  
V
C
5
0
C
= 15 pF,  
L
= 15 pF,  
L
Air Flow at 7 cf/m  
2
0
Air Flow at 7 cf/m  
-40 -25 -10  
5
20  
35  
50  
65  
80  
95  
110 125  
-40 -25 -10  
5
20  
35  
50  
65  
80  
95  
110 125  
T
− Free-Air Temperature − o  
C
T
− Free-Air Temperature − o  
C
A
A
Figure 8.  
Figure 9.  
INPUT THRESHOLD VOLTAGE vs  
FREE-AIR TEMPERATURE  
VCC1 FAILSAFE THRESHOLD VOLTAGE vs  
FREE-AIR TEMPERATURE  
1.4  
1.35  
1.3  
2.92  
2.9  
5-V (V  
)
IT+  
3.3-V (V  
)
V
2.88  
2.86  
IT+  
fs+  
1.25  
1.2  
V
= 5 V or 3.3 V,  
= 15 pF,  
CC  
C
L
Air Flow at 7 cf/m  
Air Flow at 7 cf/m  
2.84  
2.82  
1.15  
1.1  
1.05  
1
5-V (V  
)
IT-  
V
fs-  
2.8  
3.3-V (V  
)
IT-  
2.78  
-40 -25 -10  
5
20  
35  
50  
65  
80  
95  
110 125  
-40 -25 -10  
5
20  
35  
50  
65  
80  
95  
110 125  
− Free-Air Temperature − o  
C
T
− Free-Air Temperature − o  
C
T
A
A
Figure 10.  
Figure 11.  
Copyright © 2008, Texas Instruments Incorporated  
Submit Documentation Feedback  
13  
Product Folder Link(s): ISO721-Q1  
ISO721-Q1  
SLLS918JULY 2008 ....................................................................................................................................................................................................... www.ti.com  
TYPICAL CHARACTERISTICS (continued)  
HIGH-LEVEL OUTPUT CURRENT vs HIGH-LEVEL OUTPUT  
LOW-LEVEL OUTPUT CURRENT vs  
LOW-LEVEL OUTPUT VOLTAGE  
VOLTAGE  
-80  
70  
60  
T
= 25oC  
= 25oC  
A
T
-70  
-60  
-50  
-40  
-30  
-20  
A
V
= 5 V  
CC  
V
= 5 V  
CC  
50  
40  
30  
20  
V
= 3.3 V  
V
= 3.3 V  
CC  
CC  
10  
0
-10  
0
0
1
2
3
4
5
6
0
1
2
3
4
5
V
− High-Level Output Voltage − V  
V
− Low-Level Output Voltage − V  
OL  
OH  
Figure 12.  
Figure 13.  
14  
Submit Documentation Feedback  
Copyright © 2008, Texas Instruments Incorporated  
Product Folder Link(s): ISO721-Q1  
ISO721-Q1  
www.ti.com ....................................................................................................................................................................................................... SLLS918JULY 2008  
APPLICATION INFORMATION  
MANUFACTURER CROSS-REFERENCE DATA  
The ISO721 isolator has the same functional pinout as most other vendors, and it is often a pin-for-pin drop-in  
replacement. The notable differences in the product are propagation delay, signaling rate, power consumption,  
and transient protection rating. Table 1 is used as a guide for replacing other isolators with the ISO721  
single-channel isolators.  
HCPL-xxxx  
IL710  
ISO721  
ADuM1100  
V
V
V
V
V
V
V
DD2  
1
2
3
4
1
8
7
6
5
8
7
6
5
1
2
3
4
8
7
6
5
DD1  
V
V
V
CC2  
DD1  
DD2  
DD2  
DD1  
1
2
3
4
8
7
6
5
CC1  
IN  
V
I
V
V
2
3
4
NC  
GND2  
V
I
V
I
OE  
O
GND2  
OUT  
V
O
V
O
NC  
DD1  
CC1  
*
GND1  
GND2  
GND1  
GND1  
GND2  
GND2  
GND1  
GND2  
Figure 14. Pinout Cross Reference  
Table 1. Competitive Cross Reference  
ISOLATOR  
ISO721(1)(2)  
ADuM1100(1)(2)  
HCPL-xxxx  
IL710  
PIN 1  
VCC1  
VDD1  
PIN 2  
PIN 3  
VCC1  
VDD1  
PIN 4  
GND1  
GND1  
PIN 5  
GND2  
GND2  
PIN 6  
PIN 7  
PIN 8  
VCC2  
VDD2  
IN  
VI  
OUT  
VO  
GND2  
GND2  
Leave  
VDD1  
VDD1  
VI  
VI  
GND1  
GND1  
GND2  
GND2  
VO  
VO  
NC  
VDD2  
VDD2  
Open(3)  
NC(4)  
VOE  
(1) The ISO721 pin 1 and pin 3 are internally connected together. Either or both may be used as VCC1  
.
(2) The ISO721 pin 5 and pin 7 are internally connected together. Either or both may be used as GND2.  
(3) Pin 3 of the HCPL devices must be left open. This is not a problem when substituting an ISO721, because the extra VCC1 on pin 3 may  
be left open circuit as well.  
(4) Pin 3 of the IL710 must not be tied to ground on the circuit board, because this shorts the ISO721 VCC1 to ground. The IL710 pin 3 may  
only be tied to VCC or left open to drop in an ISO721.  
20 mm (max)  
from VCC1  
20 mm (max)  
from VCC2  
VCC1  
VCC2  
0.1 µF  
0.1 µF  
ISO721  
1
2
3
4
8
7
6
5
Input  
IN  
Output  
GND2  
OUT  
GND1  
Figure 15. Basic Application Circuit  
Copyright © 2008, Texas Instruments Incorporated  
Submit Documentation Feedback  
15  
Product Folder Link(s): ISO721-Q1  
 
ISO721-Q1  
SLLS918JULY 2008 ....................................................................................................................................................................................................... www.ti.com  
ISOLATION GLOSSARY  
Creepage Distance — The shortest path between two conductive input to output leads measured along the  
surface of the insulation. The shortest distance path is found around the end of the package body.  
Clearance — The shortest distance between two conductive input to output leads measured through air (line of  
sight).  
Input-to-Output Barrier Capacitance — The total capacitance between all input terminals connected together,  
and all output terminals connected together.  
Input-to-Output Barrier Resistance — The total resistance between all input terminals connected together, and  
all output terminals connected together.  
Primary Circuit — An internal circuit directly connected to an external supply mains or other equivalent source  
which supplies the primary circuit electric power.  
Secondary Circuit — A circuit with no direct connection to primary power, and derives its power from a separate  
isolated source.  
Comparative Tracking Index (CTI) — CTI is an index used for electrical insulating materials and is defined as  
the numerical value of the voltage that causes failure by tracking during standard testing. Tracking is the process  
that produces a partially conducting path of localized deterioration on or through the surface of an insulating  
material as a result of the action of electric discharges on or close to an insulation surface -- the higher CTI value  
of the insulating material, the smaller the minimum creepage distance.  
Generally, insulation breakdown occurs either through the material, over its surface, or both. Surface failure may  
arise from flashover or from the progressive degradation of the insulation surface by small localized sparks. Such  
sparks are the result of the breaking of a surface film of conducting contaminant on the insulation. The resulting  
break in the leakage current produces an overvoltage at the site of the discontinuity, and an electric spark is  
generated. These sparks often cause carbonization on insulation material and lead to a carbon track between  
points of different potential. This process is known as tracking.  
16  
Submit Documentation Feedback  
Copyright © 2008, Texas Instruments Incorporated  
Product Folder Link(s): ISO721-Q1  
ISO721-Q1  
www.ti.com ....................................................................................................................................................................................................... SLLS918JULY 2008  
Insulation  
Operational insulation — Insulation needed for the correct operation of the equipment  
Basic insulation — Insulation to provide basic protection against electric shock  
Supplementary insulation — Independent insulation applied in addition to basic insulation in order to ensure  
protection against electric shock in the event of a failure of the basic insulation  
Double insulation — Insulation comprising both basic and supplementary insulation  
Reinforced insulation — A single insulation system that provides a degree of protection against electric shock  
equivalent to double insulation  
Pollution Degree  
Pollution Degree 1 — No pollution, or only dry, nonconductive pollution occurs. The pollution has no influence.  
Pollution Degree 2 — Normally, only nonconductive pollution occurs. However, a temporary conductivity caused  
by condensation must be expected.  
Pollution Degree 3 — Conductive pollution occurs or dry nonconductive pollution occurs that becomes  
conductive due to condensation, which is to be expected.  
Pollution Degree 4 – Continuous conductivity occurs due to conductive dust, rain, or other wet conditions.  
Installation Category  
Overvoltage Category — This section addresses insulation coordination by identifying the transient overvoltages  
that may occur and by assigning four different levels as indicated in IEC 60664.  
I: Signal Level — Special equipment or parts of equipment  
II: Local Level — Portable equipment, etc.  
III: Distribution Level — Fixed installation  
IV: Primary Supply Level — Overhead lines, cable systems  
Each category should be subject to smaller transients than the category above.  
Copyright © 2008, Texas Instruments Incorporated  
Submit Documentation Feedback  
17  
Product Folder Link(s): ISO721-Q1  
IMPORTANT NOTICE  
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements,  
and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should  
obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are  
sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment.  
TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI’s standard  
warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where  
mandated by government requirements, testing of all parameters of each product is not necessarily performed.  
TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and  
applications using TI components. To minimize the risks associated with customer products and applications, customers should provide  
adequate design and operating safeguards.  
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right,  
or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information  
published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a  
warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual  
property of the third party, or a license from TI under the patents or other intellectual property of TI.  
Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied  
by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive  
business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional  
restrictions.  
Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all  
express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not  
responsible or liable for any such statements.  
TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably  
be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing  
such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and  
acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products  
and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be  
provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in  
such safety-critical applications.  
TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are  
specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military  
specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at  
the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.  
TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are  
designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated  
products in automotive applications, TI will not be responsible for any failure to meet such requirements.  
Following are URLs where you can obtain information on other Texas Instruments products and application solutions:  
Products  
Applications  
Audio  
Amplifiers  
amplifier.ti.com  
dataconverter.ti.com  
www.dlp.com  
www.ti.com/audio  
Data Converters  
DLP® Products  
Automotive  
www.ti.com/automotive  
www.ti.com/communications  
Communications and  
Telecom  
DSP  
dsp.ti.com  
Computers and  
Peripherals  
www.ti.com/computers  
Clocks and Timers  
Interface  
www.ti.com/clocks  
interface.ti.com  
logic.ti.com  
Consumer Electronics  
Energy  
www.ti.com/consumer-apps  
www.ti.com/energy  
Logic  
Industrial  
www.ti.com/industrial  
Power Mgmt  
Microcontrollers  
RFID  
power.ti.com  
Medical  
www.ti.com/medical  
microcontroller.ti.com  
www.ti-rfid.com  
Security  
www.ti.com/security  
Space, Avionics &  
Defense  
www.ti.com/space-avionics-defense  
RF/IF and ZigBee® Solutions www.ti.com/lprf  
Video and Imaging  
Wireless  
www.ti.com/video  
www.ti.com/wireless-apps  
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2010, Texas Instruments Incorporated  

相关型号:

ISO721D

3.3-V / 5-V HIGH-SPEED DIGITAL ISOLATORS
TI

ISO721DG4

3.3-V / 5-V HIGH-SPEED DIGITAL ISOLATORS
TI

ISO721DR

3.3-V / 5-V HIGH-SPEED DIGITAL ISOLATORS
TI

ISO721DRG4

3.3-V / 5-V HIGH-SPEED DIGITAL ISOLATORS
TI

ISO721DUB

3.3-V / 5-V HIGH-SPEED DIGITAL ISOLATORS
TI

ISO721DUBR

3.3-V / 5-V HIGH-SPEED DIGITAL ISOLATORS
TI

ISO721M

3.3-V / 5-V HIGH-SPEED DIGITAL ISOLATORS
TI

ISO721M-EP

3.3-V/5-V HIGH-SPEED DIGITAL ISOLATORS
TI

ISO721M-EP_10

3.3-V/5-V HIGH-SPEED DIGITAL ISOLATORS
TI

ISO721M-EP_101

3.3-V/5-V HIGH-SPEED DIGITAL ISOLATORS
TI

ISO721MD

3.3-V / 5-V HIGH-SPEED DIGITAL ISOLATORS
TI

ISO721MDG4

3.3-V / 5-V HIGH-SPEED DIGITAL ISOLATORS
TI