LP5907UVX19/NOPB [TI]

具有低 IQ 和使能功能的 250mA、低噪声、高 PSRR、超低压降稳压器 | YKE | 4 | -40 to 125;
LP5907UVX19/NOPB
型号: LP5907UVX19/NOPB
厂家: TEXAS INSTRUMENTS    TEXAS INSTRUMENTS
描述:

具有低 IQ 和使能功能的 250mA、低噪声、高 PSRR、超低压降稳压器 | YKE | 4 | -40 to 125

电源电路 线性稳压器IC
文件: 总13页 (文件大小:774K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
May 9, 2012  
LP5907  
Ultra Low-Noise, 250 mA Linear Regulator for RF/Analog  
Circuits - Requires No Bypass Capacitor  
General Description  
Key Specifications  
The LP5907 is a linear regulator capable of supplying 250 mA  
output current. Designed to meet the requirements of RF/  
Analog circuits, the LP5907 device provides low noise, high  
PSRR, low quiescent current, and low line/load transient re-  
sponse figures. Using new innovative design techniques the  
LP5907 offers class-leading noise performance without a  
noise bypass capacitor and the ability for remote output ca-  
pacitor placement.  
Input voltage range  
2.2V to 5.5V  
1.2V to 4.5V  
250 mA  
Output voltage range  
Output current  
Low output voltage noise  
PSRR  
Output voltage tolerance  
Virtually zero IQ (disabled)  
Very low IQ (enabled)  
Startup time  
<10 μVRMS  
82 dB at 1kHz  
± 2%  
<1μA  
12 μA  
80 μs  
120 mV typ.  
The device is designed to work with a 1.0 μF input and a  
1.0 μF output ceramic capacitor. (No Bypass Capacitor is re-  
quired.)  
Low dropout  
The device is available in an ultra-thin micro SMD package.  
This device is available between 1.2V and 4.5V in 25 mV  
steps. Please contact Texas Instruments Sales for specific  
voltage option needs.  
Package  
4-Bump ultra-thin micro SMD  
0.35 mm pitch  
0.65 mm x 0.65 mm x  
0.40 mm  
(lead free)  
Features  
Stable with 1.0 μF Ceramic Input and Output Capacitors  
No Noise Bypass Capacitor Required  
Applications  
Cellular phones  
Remote Output Capacitor Placement  
PDA handsets  
Thermal-overload and short-circuit protection  
−40°C to +125°C junction temperature range for operation  
Wireless LAN devices  
Typical Application Circuit  
30180501  
© 2012 Texas Instruments Incorporated  
301805 SNVS798B  
www.ti.com  
Connection Diagrams  
4-Bump Ultra-Thin micro SMD Package  
Package Number UVK04AAA  
30180502  
The actual physical placement of the package marking will vary from part to part.  
Pin Descriptions  
micro SMD  
Symbol  
Name and Function  
Pin No.  
A1  
A2  
VIN  
Input voltage supply. A 1.0 µF capacitor should be connected at this input.  
VOUT  
Output voltage. A 1.0 μF Low ESR capacitor should be connected to this pin. Connect  
this output to the load circuit. An internal 280discharge resistor prevents a charge  
remaining on VOUT when disabled, only active when EN = high.  
B1  
B2  
VEN  
GND  
Enable input; disables the regulator when 0.4V. Enables the regulator when 1.2V.  
An internal 1Mpulldown resistor connects this input to ground.  
Common ground.  
Ordering Information  
micro SMD Package (Lead Free)  
Output Voltage (V)  
Supplied As  
250 tape and reel  
3000 tape and reel  
LP5907UVX-1.2/NOPB  
LP5907UVX-1.8/NOPB  
LP5907UVX-2.7/NOPB  
LP5907UVX-2.8/NOPB  
LP5907UVX-2.85/NOPB  
LP5907UVX-3.0/NOPB  
LP5907UVX-3.1/NOPB  
LP5907UVX-3.2/NOPB  
LP5907UVX-3.3/NOPB  
LP5907UVX-4.5/NOPB  
1.2  
1.8  
2.7  
2.8  
2.85  
3.0  
3.1  
3.2  
3.3  
4.5  
LP5907UVE-1.2/NOPB  
LP5907UVE-1.8/NOPB  
LP5907UVE-2.7/NOPB  
LP5907UVE-2.8/NOPB  
LP5907UVE-2.85/NOPB  
LP5907UVE-3.0/NOPB  
LP5907UVE-3.1/NOPB  
LP5907UVE-3.2/NOPB  
LP5907UVE-3.3/NOPB  
LP5907UVE-4.5/NOPB  
Contact your local TI Sales Office for availability of other voltage options.  
www.ti.com  
2
Absolute Maximum Ratings (Note 1, Note  
2)  
Operating Ratings (Note 1, Note 2)  
VIN: Input Voltage Range  
2.2V to 5.5V  
VEN: Enable Voltage Range  
0 to (VIN + 0.3V) to  
5.5V (max)  
If Military/Aerospace specified devices are required,  
please contact the Texas Instruments Sales Office/  
Distributors for availability and specifications.  
Recommended Load Current  
0 to 250 mA  
(Note 5)  
VIN Pin: Input Voltage  
−0.3 to 6.0V  
−0.3 to (VIN + 0.3V) to 6.0V  
(max)  
Junction Temperature Range (TJ)  
−40°C to +125°C  
−40°C to +85°C  
VOUT Pin: Output Voltage  
Ambient Temperature Range (TA)  
(Note 5)  
VEN Pin: Enable Input Voltage −0.3 to (VIN + 0.3V) to 6.0V  
(max)  
Thermal Properties  
Continuous Power Dissipation  
(Note 3)  
Junction Temperature (TJMAX  
Internally Limited  
150°C  
Junction-to-Ambient Thermal Resistance θJA (Note 6)  
)
JEDEC Board (micro SMD)  
119.6°C/W  
186.5°C/W  
(Note 16)  
Storage Temperature Range  
Maximum Lead Temperature  
(Soldering, 10 sec.)  
−65 to 150°C  
4L Cellphone Board (micro SMD)  
260°C  
ESD Rating (Note 4)  
Human Body Model  
Machine Model  
2kV  
200V  
Electrical Characteristics  
Limits in standard typeface are for TA = 25ºC. Limits in boldface type apply over the full operating junction temperature range  
(−40ºC TJ +125°C). Unless otherwise noted, specifications apply to the LP5907 Typical Application Circuit (pg. 1) with: VIN  
VOUT (NOM) + 1.0V, VEN = 1.2V, CIN = 1.0 μF, COUT = 1.0 μF, IOUT = 1.0 mA. (Note 2, Note 7)  
=
Symbol  
VIN  
Parameter  
Input Voltage  
Conditions  
Min  
Typ  
Max  
Units  
2.2  
5.5  
V
VIN = (VOUT(NOM) + 1.0V) to 5.5V,  
IOUT = 1mA to 250 mA  
Output Voltage Tolerance  
Line Regulation  
−2  
2
%
VIN = (VOUT(NOM) + 1.0V) to 5.5V,  
IOUT = 1 mA  
ΔVOUT  
0.02  
%/V  
%/mA  
mA  
IOUT = 1mA to 250 mA  
Load Regulation  
0.001  
Load Current  
(Note 9)  
ILOAD  
Maximum Output Current  
250  
VEN = 1.2V, IOUT = 0 mA  
VEN = 1.2V, IOUT = 250 mA  
VEN = 0.3V (Disabled)  
IOUT = 0 mA (VEN = 1.2V)  
VOUT = 2.8V; IOUT = 100 mA  
VOUT = 2.8V; IOUT = 250 mA  
(Note 12)  
12  
250  
0.2  
14  
25  
425  
1
IQ  
Quiescent Current (Note 11)  
µA  
IG  
Ground Current (Note 13)  
Dropout Voltage (Note 10)  
Short Circuit Current Limit  
µA  
mV  
mA  
50  
VDO  
ISC  
120  
500  
90  
200  
250  
f = 100 Hz, IOUT = 20 mA  
f = 1 kHz, IOUT = 20 mA  
f = 10 kHz, IOUT = 20 mA  
f = 100 kHz, IOUT = 20 mA  
82  
Power Supply Rejection Ratio  
(Note 15)  
PSRR  
dB  
65  
60  
IOUT = 1 mA  
10  
eN  
µVRMS  
°C  
Output Noise Voltage (Note 15) BW = 10 Hz to 100 kHz,  
IOUT = 250 mA  
6.5  
160  
15  
Temperature  
Thermal Shutdown  
TSHUTDOWN  
Hysteresis  
3
www.ti.com  
Symbol  
Parameter  
Conditions  
VIN = 2.2V to 5.5V  
Min  
1.2  
Typ  
Max  
0.4  
Units  
LOGIN INPUT THRESHOLDS  
VIL  
VIH  
Low Input Threshold (VEN  
)
V
V
High Input Threshold (VEN  
)
VIN = 2.2V to 5.5V  
VEN = 5.5V and VIN = 5.5V  
VEN = 0.0V and VIN = 5.5V  
5.5  
Input Current at VEN Pin  
IEN  
μA  
(Note 14)  
0.001  
TRANSIENT CHARACTERISTICS  
VIN = (VOUT(NOM) + 1.0V) to (VOUT(NOM) +  
-1  
1.6V) in 30 μs, IOUT = 1mA  
Line Transient  
(Note 15)  
mV  
mV  
VIN = (VOUT(NOM) + 1.6V) to (VOUT(NOM)  
+
+1  
1.0V) in 30 μs, IOUT = 1mA  
ΔVOUT  
IOUT = 1mA to 250 mA in 10 μs  
IOUT = 250 mA to 1mA in 10 μs  
−40  
Load Transient  
(Note 15)  
40  
5
Overshoot on Startup  
(Note 15)  
Stated as a percentage of nominal VOUT  
To 95% of VOUT(NOM)  
%
Turn on Time  
80  
150  
μs  
Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the component may occur. Operating Ratings are conditions under which operation  
of the device is guaranteed. Operating Ratings do not imply guaranteed performance limits. For guaranteed performance limits and associated test conditions,  
see the Electrical Characteristics tables.  
Note 2: All voltages are with respect to the potential at the GND pin.  
Note 3: Internal thermal shutdown circuitry protects the device from permanent damage.  
Note 4: The Human body model is a 100 pF capacitor discharged through a 1.5 kresistor into each pin. The machine model is a 200 pF capacitor discharged  
directly into each pin. MIL-STD-883 3015.7  
Note 5: In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be  
derated. Maximum ambient temperature (TA-MAX) is dependent on the maximum operating junction temperature (TJ-MAX-OP = 125°C), the maximum power  
dissipation of the device in the application (PD-MAX), and the junction-to ambient thermal resistance of the part/package in the application (θJA), as given by the  
following equation: TA-MAX = TJ-MAX-OP – (θJA × PD-MAX). See applications section.  
Note 6: Junction-to-ambient thermal resistance is highly application and board-layout dependent. In applications where high maximum power dissipation exists,  
special care must be paid to thermal dissipation issues in board design.  
Note 7: Min and Max limits are guaranteed by design, test, or statistical analysis. Typical numbers are not guaranteed, but do represent the most likely norm.  
Note 8: CIN, COUT: Low-ESR Surface-Mount Ceramic Capacitors (MLCCs) used in setting electrical characteristics.  
Note 9: The device maintains a stable, regulated output voltage without a load current.  
Note 10: Dropout voltage is the voltage difference between the input and the output at which the output voltage drops to 100 mV below its nominal value.  
Note 11: Quiescent current is defined here as the difference in current between the input voltage source and the load at VOUT  
.
Note 12: Short Circuit Current is measured with VOUT pulled to 0V and VIN worst case = 6.0V.  
Note 13: Ground current is defined here as the total current flowing to ground as a result of all input voltages applied to the device.  
Note 14: There is a 1Mresistor between VEN and ground on the device.  
Note 15: This specification is guaranteed by design.  
Note 16: Detailed description of the board can be found in JESD51-7.  
Output & Input Capacitors  
Symbol  
CIN  
Parameter  
Conditions  
Min  
0.7  
0.7  
5
Nom  
1.0  
Max  
Units  
µF  
Input Capacitance (Note 15)  
Output Capacitance (Note 15)  
Output/Input Capacitance (Note 15)  
Capacitance for stability  
COUT  
ESR  
1.0  
10  
500  
mΩ  
Note: The minimum capacitance should be > 0.5 µF over the full range of operating conditions. The capacitor tolerance should be 30% or better over the full  
temperature range. The full range of operating conditions for the capacitor in the application should be considered during device selection to ensure this minimum  
capacitance specification is met. X7R capacitors are recommended however capacitor types X5R, Y5V and Z5U may be used with consideration of the application  
and conditions.  
www.ti.com  
4
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Block Diagram  
30180506  
5
www.ti.com  
Typical Performance Curves  
Unless otherwise, VOUT = 2.8V, VIN = 3.7V, EN = 1.2V, CIN = 1.0µF, COUT = 1.0µF, TA = 25°C.  
Iq vs. VIN  
Ground Current vs. Output Current  
350  
300  
250  
200  
150  
100  
50  
16  
14  
12  
10  
8
6
4
VIN = 3.0V  
VIN = 3.8V  
VIN = 4.2V  
VIN = 5.5V  
2
0
0
0
50 100 150 200 250 300  
2.3 2.8 3.3 3.8 4.3 4.8 5.3 5.8  
(V)  
I
(mA)  
V
OUT  
IN  
30180571  
30180569  
Load Regulation  
Line Regulation  
2.900  
2.875  
2.850  
2.825  
2.800  
2.775  
2.750  
2.725  
2.700  
2.900  
2.875  
2.850  
2.825  
2.800  
2.775  
2.750  
2.725  
2.700  
V
= 3.6V  
IN  
Load = 10 mA  
-40°C  
90°C  
25°C  
-40°C  
90°C  
25°C  
0
50  
100  
150  
200  
250  
3.0  
3.5  
4.0  
V
4.5  
(V)  
5.0  
5.5  
LOAD (mA)  
IN  
30180567  
30180568  
Inrush Current  
Line Transient  
VIN = 3.2V 4.2V, Load = 1mA  
30180509  
30180510  
www.ti.com  
6
Line Transient  
Load Transient  
VIN = 3.2V 4.2V, Load = 250mA  
Load = 0mA 250mA, −40°C  
30180511  
30180512  
Load Transient  
Load Transient  
Load = 0mA 250mA, 90°C  
Load = 0mA 250mA, 25°C  
30180514  
30180513  
Startup 0mA  
Startup 250mA  
30180516  
30180515  
7
www.ti.com  
Noise Density Test  
Dropout Voltage v. Load Current  
140  
10  
1
120  
100  
80  
60  
40  
20  
0
1 mA Load  
0.1  
0.01  
Dropout Voltage  
100 mA Load  
0 mA Load  
0.001  
1
100  
10000  
1000000 10000000  
0
50  
100  
150  
200  
250  
LOAD CURRENT (mA)  
FREQUENCY (Hz)  
30180573  
30180518  
PSRR Loads  
Averaged 20Hz to 100kHz  
30180507  
PSRR Loads  
Averaged 100Hz to 100kHz  
30180508  
www.ti.com  
8
and with ESR between 5mto 500 m, is suitable in the  
LP5907 application circuit. For this device the output capaci-  
tor should be connected between the VOUT pin and a good  
ground connection.  
Application Hints  
POWER DISSIPATION AND DEVICE OPERATION  
The permissible power dissipation for any package is a mea-  
sure of the capability of the device to pass heat from the power  
source, the junctions of the IC, to the ultimate heat sink, the  
ambient environment. Thus the power dissipation is depen-  
dent on the ambient temperature and the thermal resistance  
across the various interfaces between the die and ambient  
air. As stated in (Note 5) of the electrical characteristics, the  
allowable power dissipation for the device in a given package  
can be calculated using the equation:  
It may also be possible to use tantalum or film capacitors at  
the device output, VOUT, but these are not as attractive for  
reasons of size and cost (see CAPACITOR CHARACTERIS-  
TICS below).  
The output capacitor must meet the requirement for the min-  
imum value of capacitance and have an ESR value that is  
within the range 5mto 500 mfor stability.  
CAPACITOR CHARACTERISTICS  
The LP5907 is designed to work with ceramic capacitors on  
the input and output to take advantage of the benefits they  
offer. For capacitance values in the range of 1.0 μF to 10 μF,  
ceramic capacitors are the smallest, least expensive and  
have the lowest ESR values, thus making them best for elim-  
inating high frequency noise. The ESR of a typical 1.0 μF  
ceramic capacitor is in the range of 20 mto 40 m, which  
easily meets the ESR requirement for stability for the LP5907.  
The actual power dissipation across the device can be rep-  
resented by the following equation:  
PD = (VIN – VOUT) x IOUT  
This establishes the relationship between the power dissipa-  
tion allowed due to thermal consideration, the voltage drop  
across the device, and the continuous current capability of the  
device. These two equations should be used to determine the  
optimum operating conditions for the device in the application.  
The temperature performance of ceramic capacitors varies by  
type and manufacturer. Most large value ceramic capacitors  
(2.2 µF) are manufactured with Z5U or Y5V temperature  
characteristics, which results in the capacitance dropping by  
more than 50% as the temperature goes from 25°C to 85°C.  
EXTERNAL CAPACITORS  
A better choice for temperature coefficient in a ceramic ca-  
pacitor is X7R. This type of capacitor is the most stable and  
holds the capacitance within ±15% over the temperature  
range. Tantalum capacitors are less desirable than ceramic  
for use as output capacitors because they are more expen-  
sive when comparing equivalent capacitance and voltage  
ratings in the 1.0 μF to 10 μF range.  
Like any low-dropout regulator, the LP5907 requires external  
capacitors for regulator stability. The LP5907 is specifically  
designed for portable applications requiring minimum board  
space and smallest components. These capacitors must be  
correctly selected for good performance.  
INPUT CAPACITOR  
Another important consideration is that tantalum capacitors  
have higher ESR values than equivalent size ceramics. This  
means that while it may be possible to find a tantalum capac-  
itor with an ESR value within the stable range, it would have  
to be larger in capacitance (which means bigger and more  
costly) than a ceramic capacitor with the same ESR value. It  
should also be noted that the ESR of a typical tantalum will  
increase about 2:1 as the temperature goes from 25°C down  
to −40°C, so some guard band must be allowed.  
An input capacitor is required for stability. The input capacitor  
should be at least equal to, or greater than, the output capac-  
itor for good load transient performance. At least a 1.0 µF  
capacitor has to be connected between the LP5907 input pin  
and ground for stable operation over full load current range.  
Basically, it is ok to have more output capacitance than input,  
as long as the input is at least 1.0 uF  
This capacitor must be located a distance of not more than  
1cm from the input pin and returned to a clean analog ground.  
Any good quality ceramic, tantalum, or film capacitor may be  
used at the input.  
REMOTE CAPACITOR OPERATION  
The LP5907 requires at least a 1μF capacitor at output pin,  
but there is no strict requirements about the location of the  
capacitor in regards the LDO output pin. In practical designs  
the output capacitor may be located some 5-10 cm away from  
the LDO. This means that there is no need to have a special  
capacitor close to the output pin if there is already respective  
capacitor(s) in the system (like a capacitor at the input of sup-  
plied part). The Remote Capacitor feature helps user to min-  
imize the number of capacitors in the system. As a good  
design practice, it is good to keep the wiring parasitic induc-  
tance at a minimum, which means to use as wide as possible  
traces from the LDO output to the capacitor(s), keeping the  
LDO trace layer as close as possible to ground layer and  
avoiding vias on the path. If there is a need to use vias, im-  
plement as many as possible vias between the connection  
layers. The recommendation is to keep parasitic wiring in-  
ductance less than 35 nH. For the applications with fast load  
transients, it is recommended to use an input capacitor equal  
to or larger to the sum of the capacitance at the output node  
for the best load transient performance.  
Important: To ensure stable operation it is essential that  
good PCB practices are employed to minimize ground  
impedance and keep input inductance low. If these conditions  
cannot be met, or if long leads are to be used to connect the  
battery or other power source to the LP5907, then it is rec-  
ommended to increase the input capacitor to at least 10 µF.  
Also, tantalum capacitors can suffer catastrophic failures due  
to surge current when connected to a low-impedance source  
of power (like a battery or a very large capacitor). If a tantalum  
capacitor is used at the input, it must be guaranteed by the  
manufacturer to have a surge current rating sufficient for the  
application. There are no requirements for the ESR (Equiva-  
lent Series Resistance) on the input capacitor, but tolerance  
and temperature coefficient must be considered when select-  
ing the capacitor to ensure the capacitance will remain  
1.0 μF ±30% over the entire operating temperature range.  
OUTPUT CAPACITOR  
The LP5907 is designed specifically to work with a very small  
ceramic output capacitor, typically 1.0 µF. A ceramic capaci-  
tor (dielectric types X5R or X7R) in the 1.0 μF to 10 μF range,  
9
www.ti.com  
 
NO-LOAD STABILITY  
For best results during assembly, alignment ordinals on the  
PC board may be used to facilitate placement of the micro  
SMD device.  
The LP5907 will remain stable and in regulation with no ex-  
ternal load.  
MICRO SMD LIGHT SENSITIVITY  
ENABLE CONTROL  
Exposing the micro SMD device to direct light may cause in-  
correct operation of the device. Light sources such as halogen  
lamps can affect electrical performance if they are situated in  
proximity to the device.  
The LP5907 may be switched ON or OFF by a logic input at  
the ENABLE pin. A high voltage at this pin will turn the device  
on. When the enable pin is low, the regulator output is off and  
the device typically consumes 3nA. However if the application  
does not require the shutdown feature, the VEN pin can be tied  
to VIN to keep the regulator output permanently on.  
Light with wavelengths in the red and infrared part of the  
spectrum have the most detrimental effect; thus, the fluores-  
cent lighting used inside most buildings has very little effect  
on performance.  
A 1Mpulldown resistor ties the VEN input to ground, this en-  
sures that the device will remain off when the enable pin is  
left open circuit. To ensure proper operation, the signal source  
used to drive the VEN input must be able to swing above and  
below the specified turn-on/off voltage thresholds listed in the  
Electrical Characteristics section under VIL and VIH.  
MICRO SMD MOUNTING  
The micro SMD package requires specific mounting tech-  
niques, which are detailed in Texas Instruments Application  
Note AN-1112.  
www.ti.com  
10  
Physical Dimensions inches (millimeters) unless otherwise noted  
4-Bump Ultra-Thin micro SMD Package (0.35 mm Pitch)  
Package Number UVK04AAA  
The dimensions for X1, X2 and X3 are given as:  
X1 = 0.65 mm ± 0.030 mm  
X2 = 0.65 mm ± 0.030 mm  
X3 = 0.40 mm ± 0.045 mm  
11  
www.ti.com  
Notes  
www.ti.com  
IMPORTANT NOTICE  
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements,  
and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should  
obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are  
sold subject to TIs terms and conditions of sale supplied at the time of order acknowledgment.  
TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TIs standard  
warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where  
mandated by government requirements, testing of all parameters of each product is not necessarily performed.  
TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and  
applications using TI components. To minimize the risks associated with customer products and applications, customers should provide  
adequate design and operating safeguards.  
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right,  
or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information  
published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a  
warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual  
property of the third party, or a license from TI under the patents or other intellectual property of TI.  
Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied  
by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive  
business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional  
restrictions.  
Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all  
express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not  
responsible or liable for any such statements.  
TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably  
be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing  
such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and  
acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products  
and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be  
provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in  
such safety-critical applications.  
TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are  
specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military  
specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at  
the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.  
TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are  
designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated  
products in automotive applications, TI will not be responsible for any failure to meet such requirements.  
Following are URLs where you can obtain information on other Texas Instruments products and application solutions:  
Products  
Audio  
Applications  
www.ti.com/audio  
amplifier.ti.com  
dataconverter.ti.com  
www.dlp.com  
Automotive and Transportation www.ti.com/automotive  
Communications and Telecom www.ti.com/communications  
Amplifiers  
Data Converters  
DLP® Products  
DSP  
Computers and Peripherals  
Consumer Electronics  
Energy and Lighting  
Industrial  
www.ti.com/computers  
www.ti.com/consumer-apps  
www.ti.com/energy  
dsp.ti.com  
Clocks and Timers  
Interface  
www.ti.com/clocks  
interface.ti.com  
logic.ti.com  
www.ti.com/industrial  
www.ti.com/medical  
www.ti.com/security  
Medical  
Logic  
Security  
Power Mgmt  
Microcontrollers  
RFID  
power.ti.com  
Space, Avionics and Defense www.ti.com/space-avionics-defense  
microcontroller.ti.com  
www.ti-rfid.com  
Video and Imaging  
www.ti.com/video  
OMAP Mobile Processors www.ti.com/omap  
Wireless Connectivity www.ti.com/wirelessconnectivity  
TI E2E Community Home Page  
e2e.ti.com  
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2012, Texas Instruments Incorporated  

相关型号:

LP5907UVX37/NOPB

具有低 IQ 和使能功能的 250mA、低噪声、高 PSRR、超低压降稳压器 | YKE | 4 | -40 to 125
TI

LP5907YKGR-2.0

LP5907 250-mA, Ultra-Low-Noise, Low-IQ LDO
TI

LP5907YKGR-2.8

LP5907 250-mA, Ultra-Low-Noise, Low-IQ LDO
TI

LP5907YKGR-2.825

LP5907 250-mA, Ultra-Low-Noise, Low-IQ LDO
TI

LP5907YKGR-2.85

具有低 IQ 和使能功能的 250mA、低噪声、高 PSRR、超低压降稳压器 | YKG | 4 | -40 to 125
TI

LP5907_1212

ULTRA LOW NOISE, 250-mA LINEAR REGULATOR FOR RF AND ANALOG CIRCUITS
TI

LP5907_V02

LP5907 250-mA, Ultra-Low-Noise, Low-IQ LDO
TI

LP5907_V04

LP5907 250-mA, Ultra-Low-Noise, Low-IQ LDO
TI

LP590T11CJT

Parallel - 3Rd Overtone Quartz Crystal, 59MHz Nom,
CTS

LP590T12CKT

Parallel - 3Rd Overtone Quartz Crystal, 59MHz Nom,
CTS

LP590T1XIAT

Parallel - 3Rd Overtone Quartz Crystal, 59MHz Nom,
CTS

LP590T1XIFT

Parallel - 3Rd Overtone Quartz Crystal, 59MHz Nom,
CTS