LPV321IDCKRG4 [TI]
Single, Low-Voltage, Low Power, RRO 5-SC70 -40 to 125;
| 型号： | LPV321IDCKRG4 |
| 厂家： | 
TEXAS INSTRUMENTS |
| 描述： | Single, Low-Voltage, Low Power, RRO 5-SC70 -40 to 125 放大器 光电二极管 |
| 文件： | 总23页 (文件大小：787K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
Not Recommended for New Designs
LPV321 SINGLE, LPV358 DUAL, LPV324 QUAD
GENERAL-PURPOSE, LOW-VOLTAGE, LOW-POWER, RAIL-TO-RAIL OUTPUT
OPERATIONAL AMPLIFIERS
SLOS433I − FEBRUARY 2004 − REVISED MARCH 2005
LPV321 . . . DBV OR DCK PACKAGE
D
D
D
D
D
2.7-V and 5-V Performance
(TOP VIEW)
−40°C to 125°C Specification at 5 V
No Crossover Distortion
1
2
3
5
4
IN+
VCC−
IN−
VCC+
Gain Bandwith of 152 kHz
OUTPUT
Low Supply Current
− LPV321 . . . 9 μA
− LPV358 . . . 15 μA
− LPV324 . . . 28 μA
LPV358 . . . D, DDU, OR DGK PACKAGE
(TOP VIEW)
D
Rail-to-Rail Output Swing at 100-kΩ Load
1OUT
1IN−
1IN+
VCC−
VCC+
2OUT
2IN−
2IN+
1
2
3
4
8
7
6
5
− V
− V
− 3.5 mV
+ 90 mV
CC+
CC−
D
D
D
V
ICR
. . . −0.2 V to V
− 0.8 V
CC+
Stable With Capacitive Load of 1000 pF
Applications
− Active Filters
− General-Purpose, Low-Voltage
Applications
− Low-Power and/or Portable Applications
LPV324 . . . D OR PW PACKAGE
(TOP VIEW)
1
2
3
4
5
6
7
14
13
12
11
10
9
1OUT
1IN−
1IN+
VCC+
2IN+
2IN−
2OUT
4OUT
4IN−
4IN+
VCC−
3IN+
3IN−
3OUT
D
D
Latch-Up Performance Exceeds 100 mA per
JESD 78, Class II
ESD Protection Exceeds JESD 22
− 2000-V Human-Body Model (A114-A)
− 200-V Machine Model (A115-A)
8
− 1000-V Charged-Device Model (C101)
description/ordering information
The LPV321/358/324 devices are low-power (9 μA per channel at 5 V) versions of the LMV321/358/324
operational amplifiers. These are additions to the LMV321/358/324 family of commodity operational amplifiers.
The LPV321/358/324 devices are the most cost-effective solutions for applications where low voltage,
low-power operation, space saving, and low price are needed. These devices have rail-to-rail output-swing
capability, and the input common-mode voltage range includes ground. They all exhibit excellent speed-power
ratios, achieving 152 kHz of bandwidth, with a supply current of only 9 μA typical.
The LPV321, LPV358, and LPV324 are characterized for operation from −40°C to 85°C. The LPV321I,
LPV358I, and LPV324I are characterized for operation from −40°C to 125°C.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
Copyright © 2005, Texas Instruments Incorporated
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
Not Recommended for New Designs
LPV321 SINGLE, LPV358 DUAL, LPV324 QUAD
GENERAL-PURPOSE, LOW-VOLTAGE, LOW-POWER, RAIL-TO-RAIL OUTPUT
OPERATIONAL AMPLIFIERS
SLOS433I − FEBRUARY 2004 − REVISED MARCH 2005
description/ordering information (continued)
ORDERING INFORMATION
ORDERABLE
PART NUMBER
TOP-SIDE
MARKING
†
T
A
PACKAGE
Reel of 3000 LPV321DBVR
Reel of 250 LPV321DBVT
Reel of 3000 LPV321DCKR
5C7_
SOT23-5 (DBV)
SC-70 (DCK)
PREVIEW
52_
Single
Dual
Reel of 250
Tube of 75
LPV321DCKT
LPV358D
PREVIEW
SOIC-8 (D)
PV358
Reel of 2500 LPV358DR
Reel of 3000 LPV358DDUR
Reel of 2500 LPV358DGKR
−40°C to 85°C
VSSOP-8 (DDU)
5A56
546
VSSOP-8 (DGK)
SOIC-14 (D)
Reel of 250
Tube of 50
LPV358DGKT
LPV324D
PREVIEW
LPV324
PV324
Reel of 2500 LPV324DR
Tube of 90 LPV324PW
Quad
TSSOP-14 (PW)
Reel of 2000 LPV324PWR
Reel of 3000 LPV321IDBVR
5C1_
SOT23-5 (DBV)
SC-70 (DCK)
Reel of 250
LPV321IDBVT
PREVIEW
53_
Single
Reel of 3000 LPV321IDCKR
Reel of 250
Tube of 75
LPV321IDCKT
LPV358ID
PREVIEW
SOIC-8 (D)
PV358I
Reel of 2500 LPV358IDR
Reel of 3000 LPV358IDDUR
Reel of 2500 LPV358IDGKR
−40°C to 125°C
VSSOP-8 (DDU)
5AE6
Dual
556
VSSOP-8 (DGK)
SOIC-14 (D)
Reel of 250
Tube of 50
LPV358IDGKT
LPV324ID
PREVIEW
LPV324I
PV324I
Reel of 2500 LPV324IDR
Tube of 90 LPV324IPW
Reel of 2000 LPV324IPWR
Quad
TSSOP-14 (PW)
†
‡
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are
available at www.ti.com/sc/package.
DBV/DCK: The actual top-side marking has one additional character that designates the assembly/test site.
symbol (each amplifier)
−
+
IN−
IN+
OUT
2
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
Not Recommended for New Designs
LPV321 SINGLE, LPV358 DUAL, LPV324 QUAD
GENERAL-PURPOSE, LOW-VOLTAGE, LOW-POWER, RAIL-TO-RAIL OUTPUT
OPERATIONAL AMPLIFIERS
SLOS433I − FEBRUARY 2004 − REVISED MARCH 2005
LPV324 simplified schematic
V
CC
V
BIAS1
V
CC
+
−
V
BIAS2
+
−
Output
V
CC
V
CC
V
BIAS3
+
−
IN−
IN+
V
BIAS4
+
−
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†
Supply voltage, V
− V
(see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5.5 V
CC+
CC−
Differential input voltage, V (see Note 2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
V
CC
ID
Input voltage range, V (either input) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . V
to V
− 1 V
I
CC−
CC+
Package thermal impedance, θ (see Notes 3 and 4): 5-pin DBV package . . . . . . . . . . . . . . . . . . . 206°C/W
JA
5-pin DCK package . . . . . . . . . . . . . . . . . . . 252°C/W
8-pin D package . . . . . . . . . . . . . . . . . . . . . . . 97°C/W
8-pin DDU package . . . . . . . . . . . . . . . . . . TBD°C/W
8-pin DGK package . . . . . . . . . . . . . . . . . . . 172°C/W
14-pin D package . . . . . . . . . . . . . . . . . . . . . . 86°C/W
14-pin PW package . . . . . . . . . . . . . . . . . . . 113°C/W
Maximum junction temperature, T . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 150°C
J
Storage temperature range, T
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −65°C to 150°C
stg
†
Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. All voltage values, except differential voltages and V specified for the measurement of I , are with respect to the network GND.
CC
OS
2. Differential voltages are at IN+ with respect to IN−.
3. Maximum power dissipation is a function of T (max), θ , and T . The maximum allowable power dissipation at any allowable
J
JA
A
ambient temperature is P = (T (max) − T )/θ . Selecting the maximum of 150°C can affect reliability.
D
J
A
JA
4. The package thermal impedance is calculated in accordance with JESD 51-7.
3
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
Not Recommended for New Designs
LPV321 SINGLE, LPV358 DUAL, LPV324 QUAD
GENERAL-PURPOSE, LOW-VOLTAGE, LOW-POWER, RAIL-TO-RAIL OUTPUT
OPERATIONAL AMPLIFIERS
SLOS433I − FEBRUARY 2004 − REVISED MARCH 2005
recommended operating conditions
MIN
MAX
5
UNIT
V
T
Supply voltage
2.7
V
CC
LPV3xx
LPV3xxI
−40
85
Operating free-air temperature
°C
A
−40
125
ESD protection
TEST CONDITIONS
TYP
2
UNIT
kV
Human-Body Model
Machine model
200
1
V
Charged-Device Model
kV
4
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
Not Recommended for New Designs
LPV321 SINGLE, LPV358 DUAL, LPV324 QUAD
GENERAL-PURPOSE, LOW-VOLTAGE, LOW-POWER, RAIL-TO-RAIL OUTPUT
OPERATIONAL AMPLIFIERS
SLOS433I − FEBRUARY 2004 − REVISED MARCH 2005
2.7-V electrical characteristics
TA = 25°C, VCC+ = 2.7 V, VCC− = 0 V, VIC = 1 V, VO = VCC+/2, and RL > 1 MΩ (unless otherwise
noted)
†
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
V
IO
Input offset voltage
1.2
7
mV
Average temperature
coefficient of
input offset voltage
α
VIO
4
mV/°C
I
I
Input bias current
Input offset current
1.7
0.6
50
40
nA
nA
IB
IO
Common-mode
rejection ratio
CMRR
0 ≤ V ≤ 1.7 V
50
50
70
65
dB
dB
V
IC
Supply-voltage
rejection ratio
k
2.7 V ≤ V ≤ 5 V, V = 1 V, V = 1 V
CC+ IC O
SVR
Common-mode
input voltage range
V
ICR
CMRR ≥ 50 dB
0 to 1.7
−0.2 to 1.9
High level
Low level
V
CC+
− 0.100
V
CC+
− 0.003
V
Output swing
R = 100 kΩ to 1.35 V
V
O
L
0.080
0.180
8
LPV321
4
8
LPV358 (both amplifiers)
LPV324 (all four amplifiers)
16
I
Supply current
mA
CC
16
0.1
24
‡
SR
Slew rate
V/ms
kHz
deg
dB
GBW
Gain bandwidth product
Phase margin
C = 22 pF (see Note 5)
L
205
71
F
C = 22 pF (see Note 5)
L
m
Gain margin
C = 22 pF (see Note 5)
L
11
Equivalent input
noise voltage
V
f = 1 kHz
f = 1 kHz
178
0.5
nV/√Hz
pA/√Hz
n
Equivalent input
noise current
I
n
†
‡
All typical values are at V = 2.7 V, T = 25°C.
CC
A
Number specified is the slower of the positive and negative slew rates.
/2
NOTE 5: Closed-loop gain = 18 dB, V = V
IC
CC+
5
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
Not Recommended for New Designs
LPV321 SINGLE, LPV358 DUAL, LPV324 QUAD
GENERAL-PURPOSE, LOW-VOLTAGE, LOW-POWER, RAIL-TO-RAIL OUTPUT
OPERATIONAL AMPLIFIERS
SLOS433I − FEBRUARY 2004 − REVISED MARCH 2005
5-V electrical characteristics
TA = 25°C, VCC+ = 5 V, VCC− = 0 V, VIC = 2 V, VO = VCC+/2, and RL > 1 MΩ (unless otherwise noted)
†
PARAMETER
TEST CONDITIONS
T
A
MIN
TYP
MAX
UNIT
25°C
1.5
7
−40°C to 85°C
−40°C to 125°C
10
V
IO
Input offset voltage
mV
11
Average temperature
coefficient of
input offset voltage
α
25°C
4
2
mV/°C
VIO
25°C
50
60
65
−40°C to 85°C
−40°C to 125°C
I
IB
Input bias current
nA
Common-mode
rejection ratio
CMRR
0 ≤ V ≤ 4 V
25°C
25°C
25°C
50
50
71
65
dB
dB
V
IC
Supply-voltage
rejection ratio
2.7 V ≤ V
≤ 5 V,
CC+
k
SVR
V
IC
= 1 V, V = 1 V
O
Common-mode
input voltage range
V
ICR
CMRR ≥ 50 dB
0 to 4
−0.2 to 4.2
0.6
25°C
40
50
55
−40°C to 85°C
−40°C to 125°C
25°C
I
IO
Input offset current
Output swing
nA
V
CC+
V
CC+
V
CC+
− 0.100
V
CC+
− 0.0035
High
level
−40°C to 85°C
−40°C to 125°C
25°C
− 0.200
− 0.225
V
I
R = 100 kΩ to 2.5 V
L
V
O
0.090
0.180
0.220
0.240
Low
level
−40°C to 85°C
−40°C to 125°C
Sourcing, V = 0 V
2
17
72
9
O
Output short-circuit
current
25°C
mA
OS
Sinking, V = 5 V
20
O
25°C
12
15
−40°C to 85°C
−40°C to 125°C
25°C
LPV321
40
15
28
20
−40°C to 85°C
−40°C to 125°C
25°C
24
I
Supply current
LPV358 (both amplifiers)
mA
CC
80
42
−40°C to 85°C
−40°C to 125°C
25°C
46
LPV324 (all four amplifiers)
125
15
10
10
100
0.1
Large-signal
voltage gain
‡
−40°C to 85°C
−40°C to 125°C
25°C
A
V
R = 100 kΩ
L
V/mV
§
SR
Slew rate
V/ms
†
‡
§
All typical values are at V = 5 V, T = 25°C.
CC
A
R is connected to V
. The output voltage is 0.5 V ≤ V ≤ 4.5 V.
CC−
L
O
Number specified is the slower of the positive and negative slew rates. Connected as a voltage follower with 3-V step input.
6
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
Not Recommended for New Designs
LPV321 SINGLE, LPV358 DUAL, LPV324 QUAD
GENERAL-PURPOSE, LOW-VOLTAGE, LOW-POWER, RAIL-TO-RAIL OUTPUT
OPERATIONAL AMPLIFIERS
SLOS433I − FEBRUARY 2004 − REVISED MARCH 2005
5-V electrical characteristics
TA = 25°C, VCC+ = 5 V, VCC− = 0 V, VIC = 2 V, VO = VCC+/2, and RL > 1 MΩ (unless otherwise noted)
(continued)
†
PARAMETER
Gain bandwidth product
Phase margin
TEST CONDITIONS
T
MIN TYP
MAX
UNIT
kHz
A
GBW
C = 22 pF (see Note 5)
25°C
25°C
25°C
25°C
237
L
F
m
C = 22 pF (see Note 5)
74
12
deg
L
Gain margin
C = 22 pF (see Note 5)
dB
L
V
n
Equivalent input noise voltage
f = 1 kHz
f = 1 kHz
146
nV/√Hz
I
n
Equivalent input noise current
25°C
0.3
pA/√Hz
†
All typical values are at V = 5 V, T = 25°C.
CC
A
NOTE 5: Closed-loop gain = 18 dB, V = V
/2
IC
CC+
7
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
Not Recommended for New Designs
LPV321 SINGLE, LPV358 DUAL, LPV324 QUAD
GENERAL-PURPOSE, LOW-VOLTAGE, LOW-POWER, RAIL-TO-RAIL OUTPUT
OPERATIONAL AMPLIFIERS
SLOS433I − FEBRUARY 2004 − REVISED MARCH 2005
SUPPLY CURRENT
INPUT BIAS CURRENT
vs
vs
SUPPLY VOLTAGE
(LPV324 − All Channels)
TEMPERATURE
30
25
20
15
10
5
6
5
4
3
2
1
0
T
= 85ꢀ C
= 40ꢀ C
= 25ꢀ C
A
T
V
V
= 5 V
A
CC+
= V
/2
T
A
IN
CC+
0
−40
−20
0
20
40
60
80
100
0
1
2
3
4
5
6
T
A
− Temperature − ꢀ C
V
− Supply Voltage − V
CC+
Figure 2
Figure 1
SOURCING CURRENT
vs
OUTPUT VOLTAGE
SOURCING CURRENT
vs
OUTPUT VOLTAGE
1K
1K
100
V
CC+
= 5 V
100
10
V
CC+
= 2.7 V
10
1
1
0.1
0.1
0.01
0.01
0.001
0.001
0.001
0.01
0.1
1
10
0.001
0.01
0.1
1
10
Output Voltage Referenced to V+ − V
Output Voltage Referenced to V+ − V
Figure 4
Figure 3
8
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
Not Recommended for New Designs
LPV321 SINGLE, LPV358 DUAL, LPV324 QUAD
GENERAL-PURPOSE, LOW-VOLTAGE, LOW-POWER, RAIL-TO-RAIL OUTPUT
OPERATIONAL AMPLIFIERS
SLOS433I − FEBRUARY 2004 − REVISED MARCH 2005
SINKING CURRENT
vs
OUTPUT VOLTAGE
SINKING CURRENT
vs
OUTPUT VOLTAGE
1k
100
10
1k
100
10
V
CC+
= 5 V
V
CC+
= 2.7 V
1
1
0.1
0.1
0.01
0.01
0.001
0.001
0.001
0.01
0.1
1
10
0.001
0.01
0.1
1
10
Output Voltage Referenced to GND − V
Output Voltage Referenced to GND − V
Figure 5
Figure 6
OUTPUT VOLTAGE SWING
vs
INPUT VOLTAGE NOISE
vs
SUPPLY VOLTAGE
FREQUENCY
240
220
200
180
160
140
120
100
80
220
200
180
160
140
120
100
R Terminated to Opposing Supply Rail
R = 10 kΩ
l
L
V
CC+
= 2.7 V
Negative Swing
R = 100 kΩ
L
V
= 5 V
CC+
Positive Swing
60
R = 10 kΩ
L
40
20
R = 100 kΩ
L
0
2.5
3
3.5
4
4.5
5
5.5
100
1k
10
V
CC+
− Supply Voltage − V
Frequency − Hz
Figure 7
Figure 8
9
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
Not Recommended for New Designs
LPV321 SINGLE, LPV358 DUAL, LPV324 QUAD
GENERAL-PURPOSE, LOW-VOLTAGE, LOW-POWER, RAIL-TO-RAIL OUTPUT
OPERATIONAL AMPLIFIERS
SLOS433I − FEBRUARY 2004 − REVISED MARCH 2005
INPUT CURRENT NOISE
CROSSTALK REJECTION
vs
vs
FREQUENCY
FREQUENCY
140
130
120
110
100
90
0.40
0.35
0.30
V
CC+
= 2.7 V
0.25
0.20
V
CC+
= 5 V
80
0.15
0.10
70
60
50
40
V
CC+
= 5 V
R = 100 k
L
0.05
0.00
A = 1
V
V = 3 V
I
PP
10
100
1k
10k
100
1k
10k
Frequency − Hz
100k
Frequency − Hz
Figure 9
Figure 10
PSRR
vs
FREQUENCY
FREQUENCY
vs
RL
85
75
65
55
45
180
160
140
120
100
80
40
30
V
= 5 V,
CC+
R = 10 kΩ
L
V
= 2.7 V
CC+
+PSRR
R = 10 kΩ
R = 100 kΩ
L
Phase
Gain
L
V
= −5 V,
CC+
20
10
−PSRR
V
CC+
= 2.7 V,
+PSRR
35
25
15
5
60
40
V
CC+
= −2.7 V,
−PSRR
0
20
−5
0
−15
−20
10M
−10
100
1k
10k
Frequency − Hz
100k
1M
1k
10k
100k
1M
Frequency − Hz
Figure 11
Figure 12
10
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
Not Recommended for New Designs
LPV321 SINGLE, LPV358 DUAL, LPV324 QUAD
GENERAL-PURPOSE, LOW-VOLTAGE, LOW-POWER, RAIL-TO-RAIL OUTPUT
OPERATIONAL AMPLIFIERS
SLOS433I − FEBRUARY 2004 − REVISED MARCH 2005
FREQUENCY
FREQUENCY RESPONSE
vs
RL
vs
CL
140
180
160
140
120
100
80
40
30
20
40
30
V
CC+
= 2.7 V
Phase
Gain
120
100
Phase
Gain
C = 22 pF
L
C = 200 pF
L
C = 1000 pF
L
80
60
20
10
40
V
CC+
= 5 V
60
20
10
0
R = 10 kΩ
L
R = 100 kΩ
L
40
0
C = 22 pF
C = 200 pF
C = 1,000 pF
0
L
−20
−40
20
L
0
L
−20
−10
−10
−60
10k
1k
100k
1M
1k
10k
100k
1M
10M
Frequency − Hz
Frequency − Hz
Figure 13
Figure 14
SLEW RATE
vs
SUPPLY VOLTAGE
FREQUENCY RESPONSE
vs
CL
40
120
100
80
0.13
Phase
0.12
0.11
0.1
30
20
10
Positive Edge
60
40
20
Gain
0.09
0.08
0.07
0.06
0.05
0.04
Falling Edge
0
−20
V
= 5.0 V
C = 22 pF
C = 200 pF
C = 1,000 pF
CC+
Open Loop
L
−40
−60
V
V
= ꢂ 100 mV
ID
0
L
= 5 V
CC+
L
0.03
−80
−10
2.5
3
3.5
4
4.5
5
5.5
1k
10k
100k
1M
V
CC
− Supply Voltage − V
Frequency − Hz
Figure 16
Figure 15
11
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
Not Recommended for New Designs
LPV321 SINGLE, LPV358 DUAL, LPV324 QUAD
GENERAL-PURPOSE, LOW-VOLTAGE, LOW-POWER, RAIL-TO-RAIL OUTPUT
OPERATIONAL AMPLIFIERS
SLOS433I − FEBRUARY 2004 − REVISED MARCH 2005
NONINVERTING SMALL-SIGNAL PULSE RESPONSE
NONINVERTING LARGE-SIGNAL PULSE RESPONSE
0.16
0.12
0.08
0.04
4
3
2
T
= 25°C
A
R = 10 kΩ
V
A = 1
L
= 5 V/0 V
CC
1
0
V
V = 100 mV/0 V
I
0
−1
−0.04
100 ꢀs/Div
100 ꢀs/Div
4
3
2
1
0.16
0.12
0.08
0.04
0
T
= 25°C
A
T
V
= 25°C
A
R = 10 kΩ
V
A = 1
L
= 5 V/0 V
CC+
= 5 V/0 V
CC
R = 10 kΩ
A = 1
L
0
V
V
−1
100 ꢀs/Div
100 ꢀs/Div
Figure 18
Figure 17
INVERTING LARGE-SIGNAL PULSE RESPONSE
INVERTING SMALL-SIGNAL PULSE RESPONSE
6
4
2
0
0.08
0.04
0
−0.04
−0.08
T
= 25ꢀ C
A
T
= 25°C
A
−2
−4
100 ꢀs/Div
100 ꢀs/Div
0.20
6
0.16
0.12
0.08
0.04
0
4
2
T
= 25°C
A = −5
V
f
i
A
L
T
= 25°C
A = −5
f
R = 2 kΩ
i
R = 10 kΩ R = 10 kΩ
A
L
V
R = 10 kΩ
R = 10 kΩ
V
= 5 V R = 2 kΩ
CC+
V
= 5 V
CC+
0
−2
−4
100 ꢀs/Div
100 ꢀs/Div
Figure 20
Figure 19
12
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
PACKAGE OPTION ADDENDUM
www.ti.com
23-Sep-2013
PACKAGING INFORMATION
Orderable Device
Status Package Type Package Pins Package
Eco Plan Lead/Ball Finish
MSL Peak Temp
Op Temp (°C)
Device Marking
Samples
Drawing
DBV
DBV
DBV
DCK
DCK
DCK
DBV
DBV
DBV
DCK
DCK
DCK
D
Qty
(1)
(2)
(3)
(4/5)
LPV321DBVR
LPV321DBVRE4
LPV321DBVRG4
LPV321DCKR
LPV321DCKRE4
LPV321DCKRG4
LPV321IDBVR
LPV321IDBVRE4
LPV321IDBVRG4
LPV321IDCKR
LPV321IDCKRE4
LPV321IDCKRG4
LPV324D
OBSOLETE
OBSOLETE
OBSOLETE
OBSOLETE
OBSOLETE
OBSOLETE
OBSOLETE
OBSOLETE
OBSOLETE
OBSOLETE
OBSOLETE
OBSOLETE
OBSOLETE
OBSOLETE
OBSOLETE
OBSOLETE
OBSOLETE
OBSOLETE
OBSOLETE
OBSOLETE
OBSOLETE
OBSOLETE
OBSOLETE
OBSOLETE
OBSOLETE
OBSOLETE
OBSOLETE
OBSOLETE
OBSOLETE
OBSOLETE
SOT-23
SOT-23
SOT-23
SC70
5
5
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
Call TI
Call TI
Call TI
Call TI
Call TI
Call TI
Call TI
Call TI
Call TI
Call TI
Call TI
Call TI
Call TI
Call TI
Call TI
Call TI
Call TI
Call TI
Call TI
Call TI
Call TI
Call TI
Call TI
Call TI
Call TI
Call TI
Call TI
Call TI
Call TI
Call TI
Call TI
Call TI
Call TI
Call TI
Call TI
Call TI
Call TI
Call TI
Call TI
Call TI
Call TI
Call TI
Call TI
Call TI
Call TI
Call TI
Call TI
Call TI
Call TI
Call TI
Call TI
Call TI
Call TI
Call TI
Call TI
Call TI
Call TI
Call TI
Call TI
Call TI
-40 to 85
-40 to 85
-40 to 85
-40 to 85
-40 to 85
-40 to 85
-40 to 125
-40 to 125
-40 to 125
-40 to 125
-40 to 125
-40 to 125
-40 to 85
-40 to 85
-40 to 85
-40 to 85
-40 to 85
-40 to 85
-40 to 125
-40 to 125
-40 to 125
-40 to 125
-40 to 125
-40 to 125
-40 to 125
-40 to 125
-40 to 125
-40 to 125
-40 to 125
-40 to 125
(5C7B ~ 5C7I)
5
5
(52B ~ 52I)
(5C1B ~ 5C1I)
(53B ~ 53I)
LPV324
SC70
5
SC70
5
SOT-23
SOT-23
SOT-23
SC70
5
5
5
5
SC70
5
SC70
5
SOIC
14
14
14
14
14
14
14
14
14
14
14
14
14
14
14
14
14
14
LPV324DE4
SOIC
D
LPV324DG4
SOIC
D
LPV324DR
SOIC
D
LPV324
LPV324DRE4
LPV324DRG4
LPV324ID
SOIC
D
SOIC
D
SOIC
D
LPV324I
LPV324I
PV324I
LPV324IDE4
SOIC
D
LPV324IDG4
SOIC
D
LPV324IDR
SOIC
D
LPV324IDRE4
LPV324IDRG4
LPV324IPW
SOIC
D
SOIC
D
TSSOP
TSSOP
TSSOP
TSSOP
TSSOP
TSSOP
PW
PW
PW
PW
PW
PW
LPV324IPWE4
LPV324IPWG4
LPV324IPWR
LPV324IPWRE4
LPV324IPWRG4
PV324I
Addendum-Page 1
PACKAGE OPTION ADDENDUM
www.ti.com
23-Sep-2013
Orderable Device
Status Package Type Package Pins Package
Eco Plan Lead/Ball Finish
MSL Peak Temp
Op Temp (°C)
Device Marking
Samples
Drawing
PW
PW
PW
PW
PW
PW
D
Qty
(1)
(2)
(3)
(4/5)
LPV324PW
LPV324PWE4
LPV324PWG4
LPV324PWR
LPV324PWRE4
LPV324PWRG4
LPV358D
OBSOLETE
OBSOLETE
OBSOLETE
OBSOLETE
OBSOLETE
OBSOLETE
OBSOLETE
OBSOLETE
OBSOLETE
OBSOLETE
OBSOLETE
OBSOLETE
OBSOLETE
OBSOLETE
OBSOLETE
OBSOLETE
OBSOLETE
OBSOLETE
OBSOLETE
OBSOLETE
OBSOLETE
OBSOLETE
OBSOLETE
OBSOLETE
OBSOLETE
OBSOLETE
OBSOLETE
OBSOLETE
TSSOP
TSSOP
TSSOP
TSSOP
TSSOP
TSSOP
SOIC
14
14
14
14
14
14
8
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
Call TI
Call TI
Call TI
Call TI
Call TI
Call TI
Call TI
Call TI
Call TI
Call TI
Call TI
Call TI
Call TI
Call TI
Call TI
Call TI
Call TI
Call TI
Call TI
Call TI
Call TI
Call TI
Call TI
Call TI
Call TI
Call TI
Call TI
Call TI
Call TI
Call TI
Call TI
Call TI
Call TI
Call TI
Call TI
Call TI
Call TI
Call TI
Call TI
Call TI
Call TI
Call TI
Call TI
Call TI
Call TI
Call TI
Call TI
Call TI
Call TI
Call TI
Call TI
Call TI
Call TI
Call TI
Call TI
Call TI
-40 to 85
-40 to 85
-40 to 85
-40 to 85
-40 to 85
-40 to 85
-40 to 85
-40 to 85
-40 to 85
-40 to 85
-40 to 85
-40 to 85
-40 to 85
-40 to 85
-40 to 85
-40 to 85
-40 to 85
-40 to 125
-40 to 125
-40 to 125
-40 to 125
-40 to 125
-40 to 125
-40 to 125
-40 to 125
-40 to 125
-40 to 125
-40 to 125
PV324
PV324
PV358
5A56
LPV358DDUR
LPV358DDURE4
LPV358DDURG4
LPV358DE4
VSSOP
VSSOP
VSSOP
SOIC
DDU
DDU
DDU
D
8
8
8
8
LPV358DG4
SOIC
D
8
LPV358DGKR
LPV358DGKRG4
LPV358DR
VSSOP
VSSOP
SOIC
DGK
DGK
D
8
546
8
8
PV358
LPV358DRE4
LPV358DRG4
LPV358ID
SOIC
D
8
SOIC
D
8
SOIC
D
8
PV358I
5AE6
LPV358IDDUR
LPV358IDDURE4
LPV358IDDURG4
LPV358IDE4
VSSOP
VSSOP
VSSOP
SOIC
DDU
DDU
DDU
D
8
8
8
8
LPV358IDG4
LPV358IDGKR
LPV358IDGKRG4
LPV358IDR
SOIC
D
8
VSSOP
VSSOP
SOIC
DGK
DGK
D
8
556
8
8
PV358I
LPV358IDRE4
LPV358IDRG4
SOIC
D
8
SOIC
D
8
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
Addendum-Page 2
PACKAGE OPTION ADDENDUM
www.ti.com
23-Sep-2013
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability
information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that
lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between
the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight
in homogeneous material)
(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
Addendum-Page 3
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other
changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest
issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and
complete. All semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale
supplied at the time of order acknowledgment.
TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms
and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary
to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily
performed.
TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and
applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide
adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or
other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information
published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or
endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the
third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration
and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered
documentation. Information of third parties may be subject to additional restrictions.
Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service
voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice.
TI is not responsible or liable for any such statements.
Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements
concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support
that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which
anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause
harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use
of any TI components in safety-critical applications.
In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to
help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and
requirements. Nonetheless, such components are subject to these terms.
No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties
have executed a special agreement specifically governing such use.
Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in
military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components
which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and
regulatory requirements in connection with such use.
TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of
non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.
Products
Applications
Audio
www.ti.com/audio
amplifier.ti.com
dataconverter.ti.com
www.dlp.com
Automotive and Transportation www.ti.com/automotive
Communications and Telecom www.ti.com/communications
Amplifiers
Data Converters
DLP® Products
DSP
Computers and Peripherals
Consumer Electronics
Energy and Lighting
Industrial
www.ti.com/computers
www.ti.com/consumer-apps
www.ti.com/energy
dsp.ti.com
Clocks and Timers
Interface
www.ti.com/clocks
interface.ti.com
logic.ti.com
www.ti.com/industrial
www.ti.com/medical
Medical
Logic
Security
www.ti.com/security
Power Mgmt
Microcontrollers
RFID
power.ti.com
Space, Avionics and Defense
Video and Imaging
www.ti.com/space-avionics-defense
www.ti.com/video
microcontroller.ti.com
www.ti-rfid.com
www.ti.com/omap
OMAP Applications Processors
Wireless Connectivity
TI E2E Community
e2e.ti.com
www.ti.com/wirelessconnectivity
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2013, Texas Instruments Incorporated
相关型号：
LPV321M5
Single/LPV358 Dual/LPV324 Quad General Purpose, Low Voltage, Low Power, Rail-to-Rail Output Operational Amplifiers
TI
LPV321M5/NOPB
Quad General Purpose, Low Voltage, Low Power Rail-to-Rail Output Operational Amplifiers
TI
LPV321M5X
Single/LPV358 Dual/LPV324 Quad General Purpose, Low Voltage, Low Power, Rail-to-Rail Output Operational Amplifiers
TI
LPV321M5X/NOPB
Single, 5-V, 152-kHz, low quiescent current (9-μA), RRO operational amplifier | DBV | 5 | -40 to 85
TI
LPV321M7
Single/LPV358 Dual/LPV324 Quad General Purpose, Low Voltage, Low Power, Rail-to-Rail Output Operational Amplifiers
TI
LPV321M7/NOPB
Single channel general purpose, low voltage, low power, rail-to-rail output operational amplifier 5-SC70 -40 to 85
TI
©2020 ICPDF网 联系我们和版权申明