SN74FB2040RCRG3 [TI]
FB SERIES, 8-BIT TRANSCEIVER, INVERTED OUTPUT, PQFP52, GREEN, PLASTIC, QFP-52;型号: | SN74FB2040RCRG3 |
厂家: | TEXAS INSTRUMENTS |
描述: | FB SERIES, 8-BIT TRANSCEIVER, INVERTED OUTPUT, PQFP52, GREEN, PLASTIC, QFP-52 输出元件 逻辑集成电路 |
文件: | 总10页 (文件大小:145K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
SN74FB2040
8-BIT TTL/BTL TRANSCEIVER
SCBS173N – NOVEMBER 1991 – REVISED MARCH 2002
Compatible With IEEE Std 1194.1-1991
(BTL)
High-Impedance State During Power Up
and Power Down
TTL A Port, Backplane Transceiver Logic
(BTL) B Port
BIAS V
Pin Minimizes Signal Distortion
CC
During Live Insertion or Withdrawal
Open-Collector B-Port Outputs Sink
100 mA
B-Port Biasing Network Preconditions the
Connector and PC Trace to the BTL
High-Level Voltage
RC PACKAGE
(TOP VIEW)
52 51 50 49 48 47 46 45 44 43 42 41 40
1
39
38
37
36
35
34
33
32
31
30
29
28
27
GND
AI2
AI3
AO3
GND
AO4
GND
AI4
GND
B2
2
3
GND
B3
GND
B4
GND
B5
GND
B6
4
5
6
7
8
9
AI5
10
11
12
13
AO5
GND
AO6
GND
GND
B7
GND
14 15 16 17 18 19 20 21 22 23 24 25 26
description
The SN74FB2040 is an 8-bit transceiver designed to translate signals between TTL and backplane transceiver
logic (BTL) environments.
The B port operates at BTL-signal levels. The open-collector B ports are specified to sink 100 mA. Two output
enables (OEB and OEB) are provided for the B outputs. When OEB is high and OEB is low, the B port is active
and reflects the inverse of the data present at the A-input pins. When OEB is low, OEB is high, or V
than 2.1 V, the B port is turned off.
is less
CC
The A port operates at TTL-signal levels and has separate input and output pins. The A outputs reflect the
inverse of the data at the B port when the A-port output enable (OEA) is high. When OEA is low or when V
is less than 2.1 V, the A outputs are in the high-impedance state.
CC
The pins TMS, TCK, TDI, and TDO are nonfunctional, i.e., not intended for use with the IEEE Std 1149.1 (JTAG)
test bus. TMS and TCK are not connected, and TDI is shorted to TDO.
BIAS V
establishes a voltage between 1.62 V and 2.1 V on the BTL outputs when V
is not connected.
CC
CC
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
Copyright 2002, Texas Instruments Incorporated
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
SN74FB2040
8-BIT TTL/BTL TRANSCEIVER
SCBS173N – NOVEMBER 1991 – REVISED MARCH 2002
ORDERING INFORMATION
ORDERABLE
PART NUMBER
TOP-SIDE
MARKING
†
T
A
PACKAGE
0°C to 70°C
QFP – RC Tube
SN74FB2040RC
FB2040
†
Package drawings, standard packing quantities, thermal data, symbolization, and
PCB design guidelines are available at www.ti.com/sc/package.
FUNCTION TABLE
INPUTS
FUNCTION
OEB
L
OEB
X
OEA
L
Isolation
X
H
L
L
X
H
B data to AO bus
X
H
H
H
L
L
AI data to B bus
H
L
H
AI data to B bus, B data to AO bus
functional block diagram
46
45
47
51
OEB
OEB
OEA
AI1
40
B1
50
AO1
To Seven Other Channels
2
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
SN74FB2040
8-BIT TTL/BTL TRANSCEIVER
SCBS173N – NOVEMBER 1991 – REVISED MARCH 2002
†
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage range, V
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.5 V to 7 V
CC
Input voltage range, V : Except B port . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –1.2 V to 7 V
I
B port . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –1.2 V to 3.5 V
Voltage range applied to any B output in the disabled or power-off state, V . . . . . . . . . . . . . . –0.5 V to 3.5 V
O
Voltage range applied to any output in the high state, V : A port . . . . . . . . . . . . . . . . . . . . . . . . –0.5 V to V
O
CC
Input clamp current, I : Except B port . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –40 mA
IK
B port . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –18 mA
Current applied to any single output in the low state, I : A port . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48 mA
O
B port . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 200 mA
Package thermal impedance, θ (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44°C/W
JA
stg
Storage temperature range, T
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –65°C to 150°C
†
Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: The package thermal impedance is calculated in accordance with JESD 51-7.
recommended operating conditions (see Note 2)
MIN NOM
MAX
5.5
UNIT
V
,
CC
BIAS V
Supply voltage
4.5
5
V
,
CC
BG V
CC
B port
1.62
2
2.3
V
High-level input voltage
Low-level input voltage
V
V
IH
IL
Except B port
B port
0.75
1.47
0.8
–18
–3
V
Except B port
I
I
Input clamp current
mA
mA
IK
High-level output current
AO port
AO port
B port
OH
OL
24
I
Low-level output current
mA
100
70
T
A
Operating free-air temperature
0
°C
NOTE 2: To ensure proper device operation, all unused inputs must be terminated as follows: A and control inputs to V (5 V) or GND, and
CC
B inputs to GND only. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
3
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
SN74FB2040
8-BIT TTL/BTL TRANSCEIVER
SCBS173N – NOVEMBER 1991 – REVISED MARCH 2002
electrical characteristics over recommended operating free-air temperature range (unless
otherwise noted)
†
PARAMETER
B port
TEST CONDITIONS
I = –18 mA
MIN TYP
MAX
–1.2
–0.5
UNIT
V
V
V
V
= 4.5 V,
= 4.5 V,
= 4.5 V,
= 4.5 V,
CC
CC
CC
CC
I
V
V
V
IK
Except B port
AO port
I = –40 mA
I
I
I
I
I
= –3 mA
= 24 mA
= 80 mA
= 100 mA
2.5
3.3
V
OH
OH
OL
OL
OL
AO port
0.35
0.5
1.1
V
OL
0.75
V
V
CC
= 4.5 V
B port
1.15
50
I
I
Except B port
Except B port
Except B port
B port
V
CC
V
CC
V
CC
V
CC
V
CC
V
CC
V
CC
V
CC
V
CC
V
CC
= 5.5 V,
V = 5.5 V
I
µA
µA
I
‡
V = 2.7 V
I
50
= 5.5 V,
IH
= 5.5 V,
V = 0.5 V
I
–50
–100
100
50
‡
I
IL
µA
V = 0.75 V
I
= 5.5 V,
I
I
I
I
I
I
B port
= 0 to 5.5 V,
= 5.5 V,
V
O
V
O
V
O
V
O
V
O
V
O
= 2.1 V
µA
µA
µA
µA
µA
mA
OH
AO port
= 2.7 V
OZH
OZL
AO port
= 5.5 V,
= 0.5 V
–50
50
A port
= 0 to 2.1 V,
= 2.1 V to 0,
= 5.5 V,
= 0.5 V to 2.7 V
= 0.5 V to 2.7 V
= 0
OZPU
OZPD
A port
–50
–180
§
–30
AO port
OS
†
‡
§
All typical values are at V
For I/O ports, the parameters I and I include the off-state output current.
Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.
= 5 V, T = 25°C.
A
IH IL
CC
electrical characteristics over recommended operating free-air temperature range (unless
otherwise noted) (continued)
†
PARAMETER
AI port to B port
TEST CONDITIONS
MIN TYP
MAX
UNIT
40
70
3.5
3
I
V
= 5.5 V,
I
O
= 0
mA
CC
CC
B port to AO port
AI port
C
C
C
V = V
I
or GND
pF
pF
pF
i
CC
= V
Control inputs
AO port
V
V
V
or GND
6
o
io
O
CC
= 0 to 4.5 V
5
5
CC
CC
B port per IEEE Std 1194.1-1991
= 4.5 V to 5.5 V
†
All typical values are at V
= 5 V, T = 25°C.
A
CC
live-insertion specifications over recommended operating free-air temperature range
PARAMETER
TEST CONDITIONS
= 0 to 2 V, V (BIAS V ) = 4.5 V to 5.5 V
MIN
MAX
450
10
UNIT
µA
V
CC
V
CC
V
CC
V
CC
V
CC
V
CC
= 0 to 4.5 V,
= 4.5 to 5.5 V,
= 0,
V
V
B
I
CC
I
(BIAS V
)
CC
CC
= 0 to 2 V,
V (BIAS V ) = 4.5 V to 5.5 V
B
I
CC
V
B port
V (BIAS V ) = 5 V
1.62
2.1
V
O
I
CC
= 0,
V
B
= 1 V,
V (BIAS V ) = 4.5 V to 5.5 V
I CC
–1
I
O
= 0 to 5.5 V,
= 0 to 2.2 V,
OEB = 0 to 0.8 V
OEB = 0 to 5 V
100
100
µA
B port
4
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
SN74FB2040
8-BIT TTL/BTL TRANSCEIVER
SCBS173N – NOVEMBER 1991 – REVISED MARCH 2002
switching characteristics over recommended ranges of supply voltage and operating free-air
temperature (unless otherwise noted) (see Figure 1)
V
T
= 5 V,
= 25°C
CC
A
FROM
(INPUT)
TO
(OUTPUT)
PARAMETER
MIN
MAX
UNIT
MIN
3.2
2.8
2.3
2.3
3.7
3.1
3.6
2.9
2.5
2.1
2.3
1.6
TYP
4.5
4.2
3.8
4.2
5.1
4.6
5.2
4.4
4
MAX
6
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
2.4
2.7
1.9
2
6.5
5.8
6.2
8.2
7
PLH
PHL
PLH
PHL
PLH
PHL
PLH
PHL
PZH
PZL
PHZ
PLZ
sk(p)
sk(o)
r
AI
ns
ns
ns
ns
ns
ns
B
5.6
5.7
5.9
6.7
5.9
6.8
5.9
5.5
4.8
5.9
4.5
AO
B
3
OEB
B
3
6.1
7
3.3
2.6
2.1
2
OEB
OEA
B
6.1
5.8
5
AO
3.6
4.1
3.1
0.5
0.4
2.8
1.9
1.9
1.4
6.5
4.7
OEA
AO
Skew for any single channel
t
– t
, AI to B or B to AO
ns
ns
ns
ns
ns
PHL PLH
Skew between drivers in the same package, AI to B or B to AO
Rise time, 1.3 V to 1.8 V, B port
2
1
3.8
3
1.7
1
Fall time, 1.8 V to 1.3 V, B port
4.2
3.4
f
B-port input pulse rejection
1
(pr)
5
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
SN74FB2040
8-BIT TTL/BTL TRANSCEIVER
SCBS173N – NOVEMBER 1991 – REVISED MARCH 2002
PARAMETER MEASUREMENT INFORMATION
2.1 V
16.5 Ω
7 V
Open
S1
500 Ω
From Output
Under Test
From Output
Under Test
Test
Point
C
= 50 pF
C = 30 pF
L
(see Note A)
L
500 Ω
(see Note A)
LOAD CIRCUIT FOR A OUTPUTS
LOAD CIRCUIT FOR B OUTPUTS
3 V
0 V
TEST
S1
Input
1.5 V
1.5 V
t
/t
Open
7 V
PLH PHL
/t
t
PLZ PZL
t
/t
Open
PHZ PZH
t
t
PLH
PHL
V
V
OH
3 V
0 V
Output
1.55 V
1.55 V
Output
Control
1.5 V
1.5 V
1.5 V
1.5 V
OL
VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES (A TO B)
t
t
PLZ
PZL
Output
Waveform 1
S1 at 7 V
3.5 V
2 V
1 V
V
V
+ 0.3 V
Input
1.55 V
1.55 V
OL
V
(see Note B)
OL
OH
t
t
PHZ
PZH
t
t
PLH
PHL
Output
Waveform 2
S1 at Open
(see Note B)
V
V
V
OH
– 0.3 V
OH
Output
1.5 V
1.5 V
≈0 V
OL
VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES (B TO A)
VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES (A PORT)
NOTES: A.
C includes probe and jig capacitance.
L
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: TTL inputs: PRR ≤ 10 MHz, Z = 50 Ω, t ≤ 2.5 ns,
O
r
t ≤ 2.5 ns; BTL inputs: PRR ≤ 10 MHz, Z = 50 Ω, t ≤ 2.5 ns, t ≤ 2.5 ns.
D. The outputs are measured one at a time with one transition per measurement.
f
O
r
f
Figure 1. Load Circuits and Voltage Waveforms
6
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
PACKAGE OPTION ADDENDUM
www.ti.com
17-Mar-2017
PACKAGING INFORMATION
Orderable Device
Status Package Type Package Pins Package
Eco Plan
Lead/Ball Finish
MSL Peak Temp
Op Temp (°C)
Device Marking
Samples
Drawing
Qty
(1)
(2)
(6)
(3)
(4/5)
SN74FB2040RCG3
ACTIVE
QFP
RC
52
96
Green (RoHS
& no Sb/Br)
CU SN
Level-3-260C-168 HR
0 to 70
FB2040
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability
information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that
lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between
the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight
in homogeneous material)
(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish
value exceeds the maximum column width.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
Addendum-Page 1
PACKAGE OPTION ADDENDUM
www.ti.com
17-Mar-2017
Addendum-Page 2
MECHANICAL DATA
MQFP003 – OCTOBER 1994
RC (S-PQFP-G52)
PLASTIC QUAD FLATPACK
0,38
0,22
M
0,13
0,65
39
27
40
26
52
14
0,16 NOM
1
13
7,80 TYP
10,20
SQ
9,80
Gage Plane
13,45
SQ
12,95
0,25
0,05 MIN
0°–7°
2,20
1,80
1,03
0,73
Seating Plane
0,10
2,45 MAX
4040151/ B 03/95
NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Falls within JEDEC MS-022
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
IMPORTANT NOTICE
Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its
semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers
should obtain the latest relevant information before placing orders and should verify that such information is current and complete.
TI’s published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated
circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and
services.
Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is
accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced
documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements
different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the
associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.
Buyers and others who are developing systems that incorporate TI products (collectively, “Designers”) understand and agree that Designers
remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have
full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products
used in or for Designers’ applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with
respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous
consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and
take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will
thoroughly test such applications and the functionality of such TI products as used in such applications.
TI’s provision of technical, application or other design advice, quality characterization, reliability data or other services or information,
including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, “TI Resources”) are intended to
assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any
way, Designer (individually or, if Designer is acting on behalf of a company, Designer’s company) agrees to use any particular TI Resource
solely for this purpose and subject to the terms of this Notice.
TI’s provision of TI Resources does not expand or otherwise alter TI’s applicable published warranties or warranty disclaimers for TI
products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections,
enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically
described in the published documentation for a particular TI Resource.
Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that
include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE
TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY
RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or
other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information
regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or
endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the
third party, or a license from TI under the patents or other intellectual property of TI.
TI RESOURCES ARE PROVIDED “AS IS” AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR
REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO
ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF
MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL
PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM,
INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF
PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL,
DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN
CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN
ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949
and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.
Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such
products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards
and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must
ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in
life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use.
Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life
support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all
medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.
TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product).
Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications
and that proper product selection is at Designers’ own risk. Designers are solely responsible for compliance with all legal and regulatory
requirements in connection with such selection.
Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer’s non-
compliance with the terms and provisions of this Notice.
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2017, Texas Instruments Incorporated
相关型号:
©2020 ICPDF网 联系我们和版权申明