TPA3113D2_10 [TI]
6-W FILTER-FREE STEREO CLASS-D AUDIO POWER AMPLIFIER WITH SPEAKERGUARD?; 6 -W具有SpeakerGuard无滤波器立体声D类音频功率放大器？
| 型号： | TPA3113D2_10 |
| 厂家： | 
TEXAS INSTRUMENTS |
| 描述： | 6-W FILTER-FREE STEREO CLASS-D AUDIO POWER AMPLIFIER WITH SPEAKERGUARD? |
| 文件： | 总33页 (文件大小：998K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
TPA3113D2
www.ti.com
SLOS650C –AUGUST 2009–REVISED JULY 2010
6-W FILTER-FREE STEREO CLASS-D AUDIO POWER AMPLIFIER WITH
SPEAKERGUARD™
Check for Samples: TPA3113D2
1
FEATURES
DESCRIPTION
2
•
•
•
•
6-W/ch into an 8-Ω Loads at 10% THD+N From
a 10-V Supply
The TPA3113D2 is a 6-W (per channel) efficient,
Class-D audio power amplifier for driving bridged-tied
stereo speakers. Advanced EMI Suppression
Technology enables the use of inexpensive ferrite
bead filters at the outputs while meeting EMC
requirements. SpeakerGuard™ speaker protection
circuitry includes an adjustable power limiter and a
DC detection circuit. The adjustable power limiter
allows the user to set a "virtual" voltage rail lower
than the chip supply to limit the amount of current
through the speaker. The DC detect circuit measures
the frequency and amplitude of the PWM signal and
shuts off the output stage if the input capacitors are
damaged or shorts exist on the inputs.
12-W into a 4-Ω Mono Load at 10% THD+N
From a 10-V Supply
87% Efficient Class-D Operation Eliminates
Need for Heat Sinks
Wide Supply Voltage Range Allows Operation
from 8 V to 26 V
•
•
Filter-Free Operation
SpeakerGuard™ Speaker Protection Includes
Adjustable Power Limiter plus DC Protection
•
•
Flow Through Pin Out Facilitates Easy Board
Layout
Robust Pin-to-Pin Short Circuit Protection and
Thermal Protection with Auto Recovery Option
The TPA3113D2 can drive stereo speakers as low as
4 Ω. The high efficiency of the TPA3113D2, 87%,
eliminates the need for an external heat sink when
playing music.
•
•
•
Excellent THD+N / Pop-Free Performance
Four Selectable, Fixed Gain Settings
Differential Inputs
The outputs are also fully protected against shorts to
GND, VCC, and output-to-output. The short-circuit
protection and thermal protection includes an
auto-recovery feature.
APPLICATIONS
•
•
•
Televisions
Consumer Audio Equipment
Monitors
1mF
OUTL+
LINP
LINN
TPA3113D2
Audio
Source
OUTL-
FERRITE
BEAD
OUTPL
OUTNL
OUTR+
OUTR-
RINP
RINN
6W
8W
FILTER
GAIN0
GAIN1
FERRITE
BEAD
OUTPR
OUTNR
6W
8W
FILTER
PLIMIT
PBTL
Fault
SD
8 to 26V
PVCC
Figure 1. TPA3113D2 Simplified Application Schematic
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
2
SpeakerGuard, PowerPad are trademarks of Texas Instruments.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Copyright © 2009–2010, Texas Instruments Incorporated
TPA3113D2
SLOS650C –AUGUST 2009–REVISED JULY 2010
www.ti.com
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
ABSOLUTE MAXIMUM RATINGS
over operating free-air temperature range (unless otherwise noted)(1)
UNIT
VCC
Supply voltage
AVCC, PVCC
–0.3 V to 30 V
–0.3 V to VCC + 0.3 V
–0.3 V to GVDD + 0.3 V
–0.3 V to 6.3 V
See Dissipation Rating Table
–40°C to 85°C
–40°C to 150°C
–65°C to 150°C
4.8
SD, GAIN0, GAIN1, PBTL, FAULT
PLIMIT
VI
Interface pin voltage
RINN, RINP, LINN, LINP
Continuous total power dissipation
Operating free-air temperature range
Operating junction temperature range(2)
Storage temperature range
TA
TJ
Tstg
BTL: PVCC > 15 V
RL
Minimum Load Resistance
Electrostatic discharge
BTL: PVCC ≤ 15 V
3.2
PBTL
3.2
Human body model (3) (all pins)
Charged-device model (4) (all pins)
±2 kV
ESD
±500 V
(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings
only, and functional operations of the device at these or any other conditions beyond those indicated under recommended operating
conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) The TPA3113D2 incorporates an exposed thermal pad on the underside of the chip. This acts as a heatsink, and it must be connected
to a thermally dissipating plane for proper power dissipation. Failure to do so may result in the device going into thermal protection
shutdown. See TI Technical Briefs SLMA002 for more information about using the TSSOP thermal pad.
(3) In accordance with JEDEC Standard 22, Test Method A114-B.
(4) In accordance with JEDEC Standard 22, Test Method C101-A
DISSIPATION RATINGS
PACKAGE(1)
TA ≤ 25°C
DERATING FACTOR (qJA
)
TA = 85°C
qJP
ΨJT
28 pin TSSOP (PWP)
4.48 W
27.87 °C/W
2.33 W
0.72 °C/W
0.45 °C/W
(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI
website at www.ti.com.
RECOMMENDED OPERATING CONDITIONS
over operating free-air temperature range (unless otherwise noted)
PARAMETER
Supply voltage
TEST CONDITIONS
MIN
8
MAX
UNIT
V
VCC
VIH
VIL
VOL
IIH
PVCC, AVCC
26
High-level input voltage
Low-level input voltage
Low-level output voltage
High-level input current
Low-level input current
Operating free-air temperature
SD, GAIN0, GAIN1, PBTL
2
V
SD, GAIN0, GAIN1, PBTL
0.8
0.8
50
5
V
FAULT, RPULL-UP=100k, VCC=26V
SD, GAIN0, GAIN1, PBTL, VI = 2V, VCC = 18 V
SD, GAIN0, GAIN1, PBTL, VI = 0.8 V, VCC = 18 V
V
µA
µA
°C
IIL
TA
–40
85
2
Submit Documentation Feedback
Copyright © 2009–2010, Texas Instruments Incorporated
Product Folder Link(s) :TPA3113D2
TPA3113D2
www.ti.com
SLOS650C –AUGUST 2009–REVISED JULY 2010
DC CHARACTERISTICS
TA = 25°C, VCC = 24 V, RL = 8 Ω (unless otherwise noted)
PARAMETER
TEST CONDITIONS
VI = 0 V, Gain = 36 dB
SD = 2 V, no load, PVCC = 24V
MIN
TYP MAX UNIT
Class-D output offset voltage (measured
differentially)
| VOS
|
1.5
32
15
50
mV
ICC
ICC(SD)
Quiescent supply current
mA
µA
Quiescent supply current in shutdown mode SD = 0.8 V, no load, PVCC = 24V
250 400
400
High Side
VCC = 12 V, IO = 500 mA,
rDS(on)
Drain-source on-state resistance
TJ = 25°C
mΩ
dB
Low side
400
GAIN0 = 0.8 V
GAIN0 = 2 V
GAIN0 = 0.8 V
GAIN0 = 2 V
19
25
31
35
20
26
32
36
14
2
21
27
33
37
GAIN1 = 0.8 V
G
Gain
GAIN1 = 2 V
dB
ton
Turn-on time
SD = 2 V
ms
ms
V
tOFF
Turn-off time
SD = 0.8 V
GVDD
tDCDET
Gate Drive Supply
DC Detect time
IGVDD = 100mA
V(RINN) = 6V, VRINP = 0V
6.4
6.9
420
7.4
ms
DC CHARACTERISTICS
TA = 25°C, VCC = 12 V, RL = 8 Ω (unless otherwise noted)
PARAMETER
TEST CONDITIONS
VI = 0 V, Gain = 36 dB
SD = 2 V, no load, PVCC = 12V
MIN
TYP MAX UNIT
Class-D output offset voltage (measured
differentially)
| VOS
|
1.5
15
35
mV
ICC
ICC(SD)
Quiescent supply current
20
200
400
400
20
mA
µA
Quiescent supply current in shutdown mode SD = 0.8 V, no load, PVCC = 12V
High Side
VCC = 12 V, IO = 500 mA,
rDS(on)
Drain-source on-state resistance
TJ = 25°C
mΩ
dB
Low side
GAIN0 = 0.8 V
GAIN0 = 2 V
GAIN0 = 0.8 V
GAIN0 = 2 V
19
25
31
35
21
27
33
37
GAIN1 = 0.8 V
26
G
Gain
32
GAIN1 = 2 V
dB
36
tON
Turn-on time
SD = 2 V
14
ms
ms
V
tOFF
Turn-off time
SD = 0.8 V
IGVDD = 2mA
2
GVDD
Gate Drive Supply
6.4
6.9
7.4
Output Voltage maximum under PLIMIT
control
VO
V(PLIMIT) = 2 V; VI = 1V rms
6.75
7.90 8.75
V
Copyright © 2009–2010, Texas Instruments Incorporated
Submit Documentation Feedback
3
Product Folder Link(s) :TPA3113D2
TPA3113D2
SLOS650C –AUGUST 2009–REVISED JULY 2010
www.ti.com
AC CHARACTERISTICS
TA = 25°C, VCC = 24 V, RL = 8 Ω (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX UNIT
200 mVPP ripple at 1 kHz,
Gain = 20 dB, Inputs ac-coupled to AGND
THD+N = 10%, f = 1 kHz, VCC = 10 V
KSVR
PO
Power Supply ripple rejection
Continuous output power
–70
dB
6
0.07
65
W
%
THD+N Total harmonic distortion + noise
VCC = 16 V, f = 1 kHz, PO = 3 W (half-power)
µV
dBV
dB
Vn
Output integrated noise
20 Hz to 22 kHz, A-weighted filter, Gain = 20 dB
VO = 1 Vrms, Gain = 20 dB, f = 1 kHz
–80
Crosstalk
–100
Maximum output at THD+N < 1%, f = 1 kHz,
Gain = 20 dB, A-weighted
SNR
fOSC
Signal-to-noise ratio
102
dB
Oscillator frequency
Thermal trip point
Thermal hysteresis
250
310 350
150
kHz
°C
15
°C
AC CHARACTERISTICS
TA = 25°C, VCC = 12 V, RL = 8 Ω (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX UNIT
200 mVPP ripple from 20 Hz–1 kHz,
Gain = 20 dB, Inputs ac-coupled to AGND
KSVR
Supply ripple rejection
–70
dB
THD+N Total harmonic distortion + noise
RL = 8 Ω, f = 1 kHz, PO = 3 W (half-power)
20 Hz to 22 kHz, A-weighted filter, Gain = 20 dB
Po = 1 W, Gain = 20 dB, f = 1 kHz
0.06
65
%
µV
Vn
Output integrated noise
–80
–100
dBV
dB
Crosstalk
Maximum output at THD+N < 1%, f = 1 kHz,
Gain = 20 dB, A-weighted
SNR
fOSC
Signal-to-noise ratio
102
dB
Oscillator frequency
Thermal trip point
Thermal hysteresis
250
310 350
150
kHz
°C
15
°C
PWP (TSSOP) PACKAGE
(TOP VIEW)
1
2
28
27
SD
PVCCL
PVCCL
BSPL
FAULT
3
4
5
6
26
25
24
23
LINP
LINN
OUTPL
PGND
OUTNL
GAIN0
GAIN1
7
22
21
20
19
18
17
16
15
AVCC
AGND
GVDD
PLIMIT
BSNL
8
BSNR
9
OUTNR
PGND
OUTPR
BSPR
10
11
12
13
14
RINN
RINP
NC
PVCCR
PVCCR
PBTL
4
Submit Documentation Feedback
Copyright © 2009–2010, Texas Instruments Incorporated
Product Folder Link(s) :TPA3113D2
TPA3113D2
www.ti.com
SLOS650C –AUGUST 2009–REVISED JULY 2010
PIN FUNCTIONS
PIN
I/O/P
DESCRIPTION
Pin
Number
NAME
Shutdown logic input for audio amp (LOW = outputs Hi-Z, HIGH = outputs
enabled). TTL logic levels with compliance to AVCC.
SD
1
2
I
Open drain output used to display short circuit or dc detect fault status. Voltage
compliant to AVCC. Short circuit faults can be set to auto-recovery by connecting
FAULT pin to SD pin. Otherwise, both short circuit faults and dc detect faults must
be reset by cycling PVCC.
FAULT
O
LINP
3
4
5
6
7
8
I
I
Positive audio input for left channel. Biased at 3V.
Negative audio input for left channel. Biased at 3V.
Gain select least significant bit. TTL logic levels with compliance to AVCC.
Gain select most significant bit. TTL logic levels with compliance to AVCC.
Analog supply
LINN
GAIN0
GAIN1
AVCC
AGND
I
I
P
Analog signal ground. Connect to the thermal pad.
High-side FET gate drive supply. Nominal voltage is 7V. Also should be used as
supply for PLIMIT function
GVDD
9
O
I
Power limit level adjust. Connect a resistor divider from GVDD to GND to set
power limit. Connect directly to GVDD for no power limit.
PLIMIT
10
RINN
RINP
NC
11
12
13
14
I
I
Negative audio input for right channel. Biased at 3V.
Positive audio input for right channel. Biased at 3V.
Not connected
PBTL
I
Parallel BTL mode switch
Power supply for right channel H-bridge. Right channel and left channel power
supply inputs are connect internally.
PVCCR
PVCCR
15
16
P
Power supply for right channel H-bridge. Right channel and left channel power
supply inputs are connect internally.
P
BSPR
17
18
19
20
21
22
23
24
25
26
I
Bootstrap I/O for right channel, positive high-side FET.
Class-D H-bridge positive output for right channel.
Power ground for the H-bridges.
OUTPR
PGND
OUTNR
BSNR
BSNL
O
O
I
Class-D H-bridge negative output for right channel.
Bootstrap I/O for right channel, negative high-side FET.
Bootstrap I/O for left channel, negative high-side FET.
Class-D H-bridge negative output for left channel.
Power ground for the H-bridges.
I
OUTNL
PGND
OUTPL
BSPL
O
O
I
Class-D H-bridge positive output for left channel.
Bootstrap I/O for left channel, positive high-side FET.
Power supply for left channel H-bridge. Right channel and left channel power
supply inputs are connect internally.
PVCCL
PVCCL
27
28
P
P
Power supply for left channel H-bridge. Right channel and left channel power
supply inputs are connect internally.
Copyright © 2009–2010, Texas Instruments Incorporated
Submit Documentation Feedback
5
Product Folder Link(s) :TPA3113D2
TPA3113D2
SLOS650C –AUGUST 2009–REVISED JULY 2010
www.ti.com
FUNCTIONAL BLOCK DIAGRAM
GVDD
PVCCL
BSPL
PVCCL
PBTL Select
OUTPL FB
Gate
Drive
OUTPL
OUTPL FB
PGND
BSNL
LINP
PWM
Logic
Gain
Control
LINN
PLIMIT
GVDD
PVCCL
PVCCL
OUTNL FB
OUTNL FB
FAULT
Gate
Drive
OUTNL
PGND
SD
TTL
Buffer
SC Detect
DC Detect
GAIN0
Gain
Control
GAIN1
Biases and
References
Ramp
Generator
Startup Protection
Logic
Thermal
Detect
PLIMIT
Reference
PLIMIT
UVLO/OVLO
GVDD
PVCCL
BSNR
AVDD
PVCCL
LDO
Regulator
AVCC
GVDD
Gate
Drive
OUTNR
GVDD
OUTNN FB
OUTNR FB
RINN
PGND
BSPR
PWM
Logic
Gain
Control
RINP
PLIMIT
GVDD
PVCCL
PVCCL
OUTNP FB
Gate
Drive
OUTPR
PGND
TTL
PBTL Select
PBTL
PBTL
Buffer
Select
OUTPR FB
AGND
6
Submit Documentation Feedback
Copyright © 2009–2010, Texas Instruments Incorporated
Product Folder Link(s) :TPA3113D2
TPA3113D2
www.ti.com
SLOS650C –AUGUST 2009–REVISED JULY 2010
TYPICAL CHARACTERISTICS
(All Measurements taken at 1 kHz, unless otherwise noted. Measurements were made using the TPA3113D2 EVM which is
available at ti.com.)
TOTAL HARMONIC DISTORTION
TOTAL HARMONIC DISTORTION
vs
vs
FREQUENCY (BTL)
FREQUENCY (BTL)
10
1
10
1
Gain = 20 dB
= 12 V
Z = 8 Ω + 66 µH
L
Gain = 20 dB
V = 18 V
CC
V
CC
Z = 8 W + 66 mH
L
0.1
0.1
P
O
= 5 W
P
O
= 1 W
P
= 0.5 W
0.01
0.001
0.01
0.001
O
P
O
= 5 W
P
O
= 2.5 W
20
100
1k
10k 20k
20
100
1k
10k 20k
f − Frequency − Hz
f − Frequency − Hz
G002
G001
Figure 2.
Figure 3.
TOTAL HARMONIC DISTORTION
TOTAL HARMONIC DISTORTION
vs
vs
FREQUENCY (BTL)
FREQUENCY (BTL)
10
1
10
1
Gain = 20 dB
Gain = 20 dB
= 12 V
Z = 6 Ω + 47 µH
L
V
Z
= 24 V
= 8 W + 66 mH
V
CC
CC
L
0.1
0.1
P
O
= 5 W
P
O
= 1 W
P
O
= 0.5 W
0.01
0.001
0.01
0.001
P
O
= 2.5 W
P
O
= 5 W
20
100
1k
10k 20k
20
100
1k
10k 20k
f − Frequency − Hz
f − Frequency − Hz
G003
G004
Figure 4.
Figure 5.
Copyright © 2009–2010, Texas Instruments Incorporated
Submit Documentation Feedback
7
Product Folder Link(s) :TPA3113D2
TPA3113D2
SLOS650C –AUGUST 2009–REVISED JULY 2010
www.ti.com
TYPICAL CHARACTERISTICS (continued)
(All Measurements taken at 1 kHz, unless otherwise noted. Measurements were made using the TPA3113D2 EVM which is
available at ti.com.)
TOTAL HARMONIC DISTORTION
TOTAL HARMONIC DISTORTION
vs
vs
FREQUENCY (BTL)
FREQUENCY (BTL)
10
1
10
1
Gain = 20 dB
= 18 V
Gain = 20 dB
V = 12 V
CC
V
CC
Z
L
= 6 W + 47 mH
Z = 4 W + 33 mH
L
0.1
0.1
P
O
= 1 W
0.01
0.001
0.01
0.001
P
O
= 1 W
P
O
= 5 W
P
O
= 5 W
20
100
1k
10k 20k
20
100
1k
10k 20k
f − Frequency − Hz
f − Frequency − Hz
G005
G006
Figure 6.
Figure 7.
TOTAL HARMONIC DISTORTION + NOISE
TOTAL HARMONIC DISTORTION + NOISE
vs
vs
OUTPUT POWER (BTL)
OUTPUT POWER (BTL)
10
1
10
1
Gain = 20 dB
Gain = 20 dB
V
CC
= 12 V
V
CC
= 18 V
Z = 8 Ω + 66 µH
L
Z = 8 Ω + 66 µH
L
f = 1 kHz
f = 20 Hz
f = 20 Hz
f = 1 kHz
0.1
0.1
0.01
0.001
0.01
0.001
f = 10 kHz
0.1
f = 10 kHz
0.01
0.1
1
10
0.01
1
10
P
O
− Output Power − W
P − Output Power − W
O
G007
G008
Figure 8.
Figure 9.
8
Submit Documentation Feedback
Copyright © 2009–2010, Texas Instruments Incorporated
Product Folder Link(s) :TPA3113D2
TPA3113D2
www.ti.com
SLOS650C –AUGUST 2009–REVISED JULY 2010
TYPICAL CHARACTERISTICS (continued)
(All Measurements taken at 1 kHz, unless otherwise noted. Measurements were made using the TPA3113D2 EVM which is
available at ti.com.)
TOTAL HARMONIC DISTORTION + NOISE
TOTAL HARMONIC DISTORTION + NOISE
vs
vs
OUTPUT POWER (BTL)
OUTPUT POWER (BTL)
10
1
10
1
Gain = 20 dB
Gain = 20 dB
V
CC
= 24 V
V
CC
= 12 V
Z = 8 Ω + 66 µH
L
Z = 6 Ω + 47 µH
L
f = 1 kHz
f = 1 kHz
f = 20 Hz
0.1
0.1
0.01
0.001
0.01
0.001
f = 20 Hz
f = 10 kHz
f = 10 kHz
0.01
0.1
1
10
0.01
0.1
1
10
P
O
− Output Power − W
P
O
− Output Power − W
G009
G010
Figure 10.
Figure 11.
TOTAL HARMONIC DISTORTION + NOISE
TOTAL HARMONIC DISTORTION + NOISE
vs
vs
OUTPUT POWER (BTL)
OUTPUT POWER (BTL)
10
1
10
1
Gain = 20 dB
Gain = 20 dB
V
CC
= 18 V
V
CC
= 12 V
Z = 6 Ω + 47 µH
L
Z = 4 Ω + 33 µH
L
f = 1 kHz
f = 1 kHz
f = 20 Hz
0.1
0.1
0.01
0.001
0.01
0.001
f = 20 Hz
f = 10 kHz
0.1
f = 10 kHz
1
0.01
1
10
0.01
0.1
10
P
O
− Output Power − W
P − Output Power − W
O
G011
G012
Figure 12.
Figure 13.
Copyright © 2009–2010, Texas Instruments Incorporated
Submit Documentation Feedback
9
Product Folder Link(s) :TPA3113D2
TPA3113D2
SLOS650C –AUGUST 2009–REVISED JULY 2010
www.ti.com
TYPICAL CHARACTERISTICS (continued)
(All Measurements taken at 1 kHz, unless otherwise noted. Measurements were made using the TPA3113D2 EVM which is
available at ti.com.)
MAXIMUM OUTPUT POWER
vs
OUTPUT POWER
vs
PLIMIT VOLTAGE (BTL)
PLIMIT VOLTAGE (BTL)
35
30
25
20
15
10
5
16
14
12
10
8
Gain = 20 dB
= 12 V
Z = 4 Ω + 33 µH
L
Gain = 20 dB
= 24 V
Z = 8 Ω + 66 µH
L
V
V
CC
CC
6
4
2
0
0
0.0
0
1
2
3
4
5
6
0.5
1.0
1.5
2.0
2.5
3.0
V
PLIMIT
− PLIMIT Voltage − V
V
PLIMIT
− PLIMIT Voltage − V
G014
G013
NOTE: Dashed line represents thermally limited region.
NOTE: Dashed line represents thermally limited region.
Figure 14.
Figure 15.
GAIN/PHASE
vs
EFFICIENCY
vs
FREQUENCY (BTL)
OUTPUT POWER (BTL)
100
100
40
35
90
80
70
60
50
40
30
20
10
0
V
CC
= 12 V
50
Phase
30
0
25
−50
−100
−150
−200
−250
−300
V
CC
= 18 V
Gain
20
V
CC
= 24 V
15
C = 1 µF
Gain = 20 dB
I
10
5
Filter = Audio Precision AUX-0025
V
CC
= 12 V
V = 0.1 Vrms
I
Z
L
= 8 Ω + 66 µH
Gain = 20 dB
Z = 8 Ω + 66 µH
0
20
L
100
1k
10k
100k
f − Frequency − Hz
G015
0
1
2
3
4
5
6
7
8
9
10
P
O
− Output Power − W
G018
NOTE: Dashed lines represent thermally limited region.
Figure 16.
Figure 17.
10
Submit Documentation Feedback
Copyright © 2009–2010, Texas Instruments Incorporated
Product Folder Link(s) :TPA3113D2
TPA3113D2
www.ti.com
SLOS650C –AUGUST 2009–REVISED JULY 2010
TYPICAL CHARACTERISTICS (continued)
(All Measurements taken at 1 kHz, unless otherwise noted. Measurements were made using the TPA3113D2 EVM which is
available at ti.com.)
EFFICIENCY
EFFICIENCY
vs
vs
OUTPUT POWER (BTL with LC FILTER)
OUTPUT POWER (BTL)
100
90
80
70
60
50
40
30
20
10
0
100
90
80
70
60
50
40
30
20
10
0
V
= 12 V
CC
V
= 12 V
CC
V
= 18 V
V
= 18 V
CC
CC
V
CC
= 24 V
Gain = 20 dB
LC Filter = 22 µH + 0.68 µF
R = 8 Ω
L
Gain = 20 dB
Z = 6 Ω + 47 µH
L
0
1
2
3
4
5
6
7
8
9
10
0
1
2
3
4
5
6
7
8
9
10
P
O
− Output Power − W
P − Output Power − W
O
G032
G019
NOTE: Dashed lines represent thermally limited region.
NOTE: Dashed lines represent thermally limited region.
Figure 18.
Figure 19.
EFFICIENCY
vs
EFFICIENCY
vs
OUTPUT POWER (BTL with LC FILTER)
OUTPUT POWER (BTL)
100
90
80
70
60
50
40
30
20
10
0
100
Gain = 20 dB
90
V
= 12 V
CC
V
= 12 V
CC
Z = 4 Ω + 33 µH
L
80
70
60
50
40
30
20
10
0
V
CC
= 18 V
Gain = 20 dB
LC Filter = 22 µH + 0.68 µF
R = 6 Ω
L
0
1
2
3
4
5
6
7
8
9
10
0
1
2
3
4
5
6
7
8
9
10
P
O
− Output Power − W
P − Output Power − W
O
G033
G020
NOTE: Dashed lines represent thermally limited region.
NOTE: Dashed line represents thermally limited region.
Figure 20.
Figure 21.
Copyright © 2009–2010, Texas Instruments Incorporated
Submit Documentation Feedback
11
Product Folder Link(s) :TPA3113D2
TPA3113D2
SLOS650C –AUGUST 2009–REVISED JULY 2010
www.ti.com
TYPICAL CHARACTERISTICS (continued)
(All Measurements taken at 1 kHz, unless otherwise noted. Measurements were made using the TPA3113D2 EVM which is
available at ti.com.)
EFFICIENCY
SUPPLY CURRENT
vs
vs
OUTPUT POWER (BTL with LC FILTER)
TOTAL OUTPUT POWER (BTL)
1.2
1.0
0.8
0.6
0.4
0.2
0.0
100
90
80
70
60
50
40
30
20
10
0
Gain = 20 dB
Z = 8 Ω + 66 µH
L
V
= 12 V
CC
V
CC
= 18 V
V
= 24 V
CC
Gain = 20 dB
LC Filter = 22 µH + 0.68 µF
R = 4 Ω
L
0
1
2
3
4
5
6
7
8
9
10
0
1
2
3
4
5
6
7
8
9
10
P
O
− Output Power − W
P
O(Tot)
− Total Output Power − W
G034
G021
NOTE: Dashed line represents thermally limited region.
NOTE: Dashed lines represent thermally limited region.
Figure 22.
Figure 23.
CROSSTALK
vs
SUPPLY RIPPLE REJECTION RATIO
vs
FREQUENCY (BTL)
FREQUENCY (BTL)
−20
0
Gain = 20 dB
−30
Gain = 20 dB
V
V
= 12 V
V
= 200 mV
CC
ripple pp
= 1 Vrms
Z = 8 Ω + 66 µH
Z = 8 Ω + 66 µH
L
−20
−40
O
−40
−50
L
−60
−70
−60
V
CC
= 12 V
−80
Right to Left
−90
−80
−100
−110
−120
−130
Left to Right
−100
−120
20
100
1k
10k 20k
20
100
1k
10k 20k
f − Frequency − Hz
f − Frequency − Hz
G023
G024
Figure 24.
Figure 25.
12
Submit Documentation Feedback
Copyright © 2009–2010, Texas Instruments Incorporated
Product Folder Link(s) :TPA3113D2
TPA3113D2
www.ti.com
SLOS650C –AUGUST 2009–REVISED JULY 2010
TYPICAL CHARACTERISTICS (continued)
(All Measurements taken at 1 kHz, unless otherwise noted. Measurements were made using the TPA3113D2 EVM which is
available at ti.com.)
TOTAL HARMONIC DISTORTION
TOTAL HARMONIC DISTORTION + NOISE
vs
vs
FREQUENCY (PBTL)
OUTPUT POWER (PBTL)
10
1
10
1
Gain = 20 dB
= 12 V
Gain = 20 dB
V
V
CC
= 12 V
CC
Z
L
= 4 W + 33 mH
Z
L
= 4 W + 33 mH
P
O
= 5 W
f = 1 kHz
0.1
0.1
P
O
= 0.5 W
0.01
0.001
0.01
0.001
f = 20 Hz
P
= 2.5 W
O
f = 10 kHz
10
20
100
1k
10k 20k
0.01
0.1
1
50
f − Frequency − Hz
P
O
− Output Power − W
G025
G026
Figure 26.
Figure 27.
GAIN/PHASE
vs
EFFICIENCY
vs
FREQUENCY (PBTL)
OUTPUT POWER (PBTL)
100
40
35
30
25
20
15
10
5
100
90
80
70
60
50
40
30
20
10
0
V
CC
= 12 V
50
Phase
Gain
V
CC
= 18 V
0
−50
−100
−150
−200
−250
−300
C = 1 µF
I
Gain = 20 dB
Filter = Audio Precision AUX-0025
= 24 V
V
CC
V = 0.1 Vrms
I
Z
L
= 8 Ω + 66 µH
Gain = 20 dB
Z = 4 Ω + 33 µH
0
20
L
100
1k
10k
100k
f − Frequency − Hz
G027
0
1
2
3
4
5
6
7
8
9
10
P
O
− Output Power − W
G029
Figure 28.
Figure 29.
Copyright © 2009–2010, Texas Instruments Incorporated
Submit Documentation Feedback
13
Product Folder Link(s) :TPA3113D2
TPA3113D2
SLOS650C –AUGUST 2009–REVISED JULY 2010
www.ti.com
TYPICAL CHARACTERISTICS (continued)
(All Measurements taken at 1 kHz, unless otherwise noted. Measurements were made using the TPA3113D2 EVM which is
available at ti.com.)
SUPPLY CURRENT
vs
SUPPLY RIPPLE REJECTION RATIO
vs
OUTPUT POWER (PBTL)
FREQUENCY (PBTL)
0
−20
1.0
0.9
0.8
0.7
0.6
0.5
0.4
0.3
0.2
0.1
0.0
Gain = 20 dB
= 200 mV
Z = 8 Ω + 66 µH
L
Gain = 20 dB
Z = 4 Ω + 33 µH
V
ripple
pp
L
−40
V
CC
= 12 V
−60
V
= 12 V
CC
V
CC
= 18 V
−80
−100
−120
20
100
1k
10k 20k
0
1
2
3
4
5
6
7
8
9
10
f − Frequency − Hz
P
O
− Output Power − W
G031
G030
Figure 30.
Figure 31.
14
Submit Documentation Feedback
Copyright © 2009–2010, Texas Instruments Incorporated
Product Folder Link(s) :TPA3113D2
TPA3113D2
www.ti.com
SLOS650C –AUGUST 2009–REVISED JULY 2010
DEVICE INFORMATION
Gain Setting Via GAIN0 and GAIN1 Inputs
The gain of the TPA3113D2 is set by two input terminals, GAIN0 and GAIN1. The voltage slew rate of these gain
terminals, along with terminals 1 and 14, must be restricted to no more than 10V/ms. For higher slew rates, use
a 100kΩ resistor in series with the terminals.
The gains listed in Table 1 are realized by changing the taps on the input resistors and feedback resistors inside
the amplifier. This causes the input impedance (ZI) to be dependent on the gain setting. The actual gain settings
are controlled by ratios of resistors, so the gain variation from part-to-part is small. However, the input impedance
from part-to-part at the same gain may shift by ±20% due to shifts in the actual resistance of the input resistors.
For design purposes, the input network (discussed in the next section) should be designed assuming an input
impedance of 7.2 kΩ, which is the absolute minimum input impedance of the TPA3113D2. At the lower gain
settings, the input impedance could increase as high as 72 kΩ
Table 1. Gain Setting
INPUT IMPEDANCE
AMPLIFIER GAIN (dB)
(kΩ)
TYP
60
GAIN1
GAIN0
TYP
20
0
0
1
1
0
1
0
1
26
30
32
15
36
9
SD Operation
The TPA3113D2 employs a shutdown mode of operation designed to reduce supply current (ICC) to the absolute
minimum level during periods of nonuse for power conservation. The SD input terminal should be held high (see
specification table for trip point) during normal operation when the amplifier is in use. Pulling SD low causes the
outputs to mute and the amplifier to enter a low-current state. Never leave SD unconnected, because amplifier
operation would be unpredictable.
For the best power-off pop performance, place the amplifier in the shutdown mode prior to removing the power
supply voltage.
Copyright © 2009–2010, Texas Instruments Incorporated
Submit Documentation Feedback
15
Product Folder Link(s) :TPA3113D2
TPA3113D2
SLOS650C –AUGUST 2009–REVISED JULY 2010
www.ti.com
PLIMIT
The voltage at pin 10 can used to limit the power to levels below that which is possible based on the supply rail.
Add a resistor divider from GVDD to ground to set the voltage at the PLIMIT pin. An external reference may also
be used if tighter tolerance is required. Also add a 1mF capacitor from pin 10 to ground.
Vinput
PLIMIT = 6.96V Pout = 11.8W
PLIMIT = 3V Pout = 10W
PLIMIT = 1.8V Pout = 5W
TPA3110D1 Power Limit Function
Freq=1kHz RLoad=8W
Vin=1.13V
PP
Figure 32. PLIMIT Circuit Operation
The PLIMIT circuit sets a limit on the output peak-to-peak voltage. The limiting is done by limiting the duty cycle
to fixed maximum value. This limit can be thought of as a "virtual" voltage rail which is lower than the supply
connected to PVCC. This "virtual" rail is 4 times the voltage at the PLIMIT pin. This output voltage can be used to
calculate the maximum output power for a given maximum input voltage and speaker impedance.
2
æ
ö
æ
ç
è
ö
÷
ø
RL
x VP
ç
÷
ç
÷
RL + 2 x RS
è
ø
POUT
Where:
=
for unclipped power
2 x RL
(1)
RS is the total series resistance including RDS(on), and any resistance in the output filter.
RL is the load resistance.
VP is the peak amplitude of the output possible within the supply rail.
VP = 4 × PLIMIT voltage if PLIMIT < 4 × VP
POUT (10%THD) = 1.25 × POUT (unclipped)
Table 2. PLIMIT Typical Operation
OUTPUT POWER OUTPUT VOLTAGE AMPLITUDE
TEST CONDITIONS ()
PLIMIT VOLTAGE
(W)
(VP-P)
PVCC=24V, Vin=1Vrms,
1.62
5
14
RL=8Ω, Gain=26dB
PVCC=24V, Vin=1Vrms,
RL=8Ω, Gain=20dB
1.86
1.76
5
5
14.8
15
PVCC=12V, Vin=1Vrms,
RL=8Ω, Gain=20dB
16
Submit Documentation Feedback
Copyright © 2009–2010, Texas Instruments Incorporated
Product Folder Link(s) :TPA3113D2
TPA3113D2
www.ti.com
SLOS650C –AUGUST 2009–REVISED JULY 2010
GVDD Supply
The GVDD Supply is used to power the gates of the output full bridge transistors. It can also be used to supply
the PLIMIT voltage divider circuit. Add a 1mF capacitor to ground at this pin.
DC Detect
TPA3113D2 has circuitry which will protect the speakers from DC current which might occur due to defective
capacitors on the input or shorts on the printed circuit board at the inputs. A DC detect fault will be reported on
the FAULT pin as a low state. The DC Detect fault will also cause the amplifier to shutdown by changing the
state of the outputs to Hi-Z. To clear the DC Detect it is necessary to cycle the PVCC supply. Cycling S D will
NOT clear a DC detect fault.
A DC Detect Fault is issued when the output differential duty-cycle of either channel exceeds 14% (for example,
+57%, -43%) for more than 420 msec at the same polarity. This feature protects the speaker from large DC
currents or AC currents less than 2Hz. To avoid nuisance faults due to the DC detect circuit, hold the SD pin low
at power-up until the signals at the inputs are stable. Also, take care to match the impedance seen at the positive
and negative inputs to avoid nuisance DC detect faults.
The minimum differential input voltages required to trigger the DC detect are show in table 2. The inputs must
remain at or above the voltage listed in the table for more than 420 msec to trigger the DC detect.
Table 3. DC Detect Threshold
AV(dB)
20
Vin (mV, differential)
112
56
26
32
28
36
17
PBTL Select
TPA3113D2 offers the feature of parallel BTL operation with two outputs of each channel connected directly. If
the PBTL pin (pin 14) is tied high, the positive and negative outputs of each channel (left and right) are
synchronized and in phase. To operate in this PBTL (mono) mode, apply the input signal to the RIGHT input and
place the speaker between the LEFT and RIGHT outputs. Connect the positive and negative output together for
best efficiency. For an example of the PBTL connection, see the schematic in the APPLICATION INFORMATION
section.
For normal BTL operation, connect the PBTL pin to local ground.
Short-Circuit Protection and Automatic Recovery Feature
TPA3113D2 has protection from overcurrent conditions caused by a short circuit on the output stage. The short
circuit protection fault is reported on the FAULT pin as a low state. The amplifier outputs are switched to a Hi-Z
state when the short circuit protection latch is engaged. The latch can be cleared by cycling the SD pin through
the low state.
If automatic recovery from the short circuit protection latch is desired, connect the FAULT pin directly to the SD
pin. This allows the FAULT pin function to automatically drive the SD pin low which clears the short-circuit
protection latch.
Thermal Protection
Thermal protection on the TPA3113D2 prevents damage to the device when the internal die temperature
exceeds 150°C. There is a ±15°C tolerance on this trip point from device to device. Once the die temperature
exceeds the thermal set point, the device enters into the shutdown state and the outputs are disabled. This is not
a latched fault. The thermal fault is cleared once the temperature of the die is reduced by 15°C. The device
begins normal operation at this point with no external system interaction.
Thermal protection faults are NOT reported on the FAULT terminal.
Copyright © 2009–2010, Texas Instruments Incorporated
Submit Documentation Feedback
17
Product Folder Link(s) :TPA3113D2
TPA3113D2
SLOS650C –AUGUST 2009–REVISED JULY 2010
www.ti.com
APPLICATION INFORMATION
PVCC
100 μF
0.1 μF
1000 pF
100 kΩ
Control
1
28
SD
PVCCL
PVCCL
BSPL
System
1 kΩ
2
3
4
5
6
7
8
27
26
25
24
23
22
21
FAULT
LINP
0.22 μF
1 mF
1 mF
FB
LINN
GAIN0
GAIN1
AVCC
OUTPL
PGND
OUTNL
BSNL
1000 pF
1000 pF
PVCC
10 Ω
FB
1 mF
0.22 μF
0.22 μF
TPA3113D2
FB
AGND
GVDD
PLIMIT
RINN
RINP
NC
BSNR
1 mF
9
20
19
18
1000 pF
OUTNR
PGND
OUTPR
BSPR
1 mF
1 mF
10 kΩ
10
11
10 kΩ
1000 pF
Audio
Source
12
13
14
17
16
15
FB
0.22 μF
1 mF
PVCCR
0.1 μF
100 μF
1000 pF
PBTL
PVCCR
GND
29
PowerPAD
PVCC
Figure 33. Stereo Class-D Amplifier with BTL Output and Single-Ended Inputs with Power Limiting
18
Submit Documentation Feedback
Copyright © 2009–2010, Texas Instruments Incorporated
Product Folder Link(s) :TPA3113D2
TPA3113D2
www.ti.com
SLOS650C –AUGUST 2009–REVISED JULY 2010
PVCC
100 μF
0.1 μF
1000 pF
100 kΩ
1
2
28
Control
SD
PVCCL
PVCCL
BSPL
System
1 kΩ
27
26
25
24
23
22
21
20
19
18
17
16
15
FAULT
LINP
3
0.47 μF
4
LINN
OUTPL
PGND
OUTNL
BSNL
5
GAIN0
GAIN1
AVCC
AGND
GVDD
AVCC
FB
6
1000 pF
7
PVCC
10 Ω
TPA3113D
1 mF
8
BSNR
1000 pF
9
1 mF
OUTNR
PGND
OUTPR
BSPR
FB
10
11
12
13
14
PLIMIT
RINN
RINP
NC
0.47 μF
1 mF
Audio
Source
1 mF
PVCCR
PVCCR
0.1 μF
100 μF
1000 pF
PBTL
AVCC
GND
29
PowerPAD
PVCC
Figure 34. Stereo Class-D Amplifier with PBTL Output and Single-Ended Input
Copyright © 2009–2010, Texas Instruments Incorporated
Submit Documentation Feedback
19
Product Folder Link(s) :TPA3113D2
TPA3113D2
SLOS650C –AUGUST 2009–REVISED JULY 2010
www.ti.com
TPA3113D2 Modulation Scheme
The TPA3113D2 uses a modulation scheme that allows operation without the classic LC reconstruction filter
when the amp is driving an inductive load. Each output is switching from 0 volts to the supply voltage. The OUTP
and OUTN are in phase with each other with no input so that there is little or no current in the speaker. The duty
cycle of OUTP is greater than 50% and OUTN is less than 50% for positive output voltages. The duty cycle of
OUTP is less than 50% and OUTN is greater than 50% for negative output voltages. The voltage across the load
sits at 0V throughout most of the switching period, reducing the switching current, which reduces any I2R losses
in the load.
OUTP
OUTN
No Output
0V
OUTP-OUTN
Speaker
Current
OUTP
OUTN
Positive Output
PVCC
OUTP-OUTN
0V
Speaker
Current
0A
OUTP
OUTN
Negative Output
0V
OUTP-OUTN
-PVCC
0A
Speaker
Current
Figure 35. The TPA3113D2 Output Voltage and Current Waveforms Into an Inductive Load
Ferrite Bead Filter Considerations
Using the Advanced Emissions Suppression Technology in the TPA3113D2 amplifier it is possible to design a
high efficiency Class-D audio amplifier while minimizing interference to surrounding circuits. It is also possible to
accomplish this with only a low-cost ferrite bead filter. In this case it is necessary to carefully select the ferrite
bead used in the filter.
One important aspect of the ferrite bead selection is the type of material used in the ferrite bead. Not all ferrite
material is alike, so it is important to select a material that is effective in the 10 to 100 MHz range which is key to
the operation of the Class D amplifier. Many of the specifications regulating consumer electronics have
emissions limits as low as 30 MHz. It is important to use the ferrite bead filter to block radiation in the 30 MHz
and above range from appearing on the speaker wires and the power supply lines which are good antennas for
these signals. The impedance of the ferrite bead can be used along with a small capacitor with a value in the
range of 1000 pF to reduce the frequency spectrum of the signal to an acceptable level. For best performance,
the resonant frequency of the ferrite bead/ capacitor filter should be less than 10 MHz.
20
Submit Documentation Feedback
Copyright © 2009–2010, Texas Instruments Incorporated
Product Folder Link(s) :TPA3113D2
TPA3113D2
www.ti.com
SLOS650C –AUGUST 2009–REVISED JULY 2010
Also, it is important that the ferrite bead is large enough to maintain its impedance at the peak currents expected
for the amplifier. Some ferrite bead manufacturers specify the bead impedance at a variety of current levels. In
this case, it is possible to make sure the ferrite bead maintains an adequate amount of impedance at the peak
current of the amplifier. If these specifications are not available, it is also possible to estimate the bead current
handling capability by measuring the resonant frequency of the filter output at low power and at maximum power.
A change of resonant frequency of less than fifty percent under this condition is desirable. Examples of ferrite
beads which have been tested and work well with the TPA3113D2 include 28L0138-80R-10 and
HI1812V101R-10 from Steward and the 742792510 from Wurth Electronics.
A high quality ceramic capacitor is also needed for the ferrite bead filter. A low ESR capacitor with good
temperature and voltage characteristics will work best.
Additional EMC improvements may be obtained by adding snubber networks from each of the class D outputs to
ground. Suggested values for a simple RC series snubber network would be 10 Ω in series with a 330 pF
capacitor although design of the snubber network is specific to every application and must be designed taking
into account the parasitic reactance of the printed circuit board as well as the audio amp. Take care to evaluate
the stress on the component in the snubber network especially if the amp is running at high PVCC. Also, make
sure the layout of the snubber network is tight and returns directly to the PGND or the PowerPad™ beneath the
chip.
70
FCC Class B (3m)
60
50
40
30
20
10
0
30M
230M
430M
630M
830M
f - Frequency - Hz
Figure 36. TPA3113D2 EMC spectrum with FCC Class B Limits
Efficiency: LC Filter Required With the Traditional Class-D Modulation Scheme
The main reason that the traditional class-D amplifier needs an output filter is that the switching waveform results
in maximum current flow. This causes more loss in the load, which causes lower efficiency. The ripple current is
large for the traditional modulation scheme, because the ripple current is proportional to voltage multiplied by the
time at that voltage. The differential voltage swing is 2 × VCC, and the time at each voltage is half the period for
the traditional modulation scheme. An ideal LC filter is needed to store the ripple current from each half cycle for
the next half cycle, while any resistance causes power dissipation. The speaker is both resistive and reactive,
whereas an LC filter is almost purely reactive.
The TPA3113D2 modulation scheme has little loss in the load without a filter because the pulses are short and
the change in voltage is VCC instead of 2 × VCC. As the output power increases, the pulses widen, making the
ripple current larger. Ripple current could be filtered with an LC filter for increased efficiency, but for most
applications the filter is not needed.
An LC filter with a cutoff frequency less than the class-D switching frequency allows the switching current to flow
through the filter instead of the load. The filter has less resistance but higher impedance at the switching
frequency than the speaker, which results in less power dissipation, therefore increasing efficiency.
Copyright © 2009–2010, Texas Instruments Incorporated
Submit Documentation Feedback
21
Product Folder Link(s) :TPA3113D2
TPA3113D2
SLOS650C –AUGUST 2009–REVISED JULY 2010
www.ti.com
When to Use an Output Filter for EMI Suppression
The TPA3113D2 has been tested with a simple ferrite bead filter for a variety of applications including long
speaker wires up to 125 cm and high power. The TPA3113D2 EVM passes FCC Class B specifications under
these conditions using twisted speaker wires. The size and type of ferrite bead can be selected to meet
application requirements. Also, the filter capacitor can be increased if necessary with some impact on efficiency.
There may be a few circuit instances where it is necessary to add a complete LC reconstruction filter. These
circumstances might occur if there are nearby circuits which are sensitive to noise. In these cases, a classic
second order Butterworth filter similar to those shown in the figures below can be used.
Some systems have little power supply decoupling from the AC line but are also subject to line conducted
interference (LCI) regulations. These include systems powered by "wall warts" and "power bricks." In these
cases, it LC reconstruction filters can be the lowest cost means to pass LCI tests. Common mode chokes using
low frequency ferrite material can also be effective at preventing line conducted interference.
33 mH
OUTP
C2
L1
1 mF
33 mH
OUTN
C3
L2
1 mF
Figure 37. Typical LC Output Filter, Cutoff Frequency of 27 kHz, Speaker Impedance = 8 Ω
15 mH
OUTP
C2
L1
2.2 mF
15 mH
OUTN
C3
2.2 mF
L2
Figure 38. Typical LC Output Filter, Cutoff Frequency of 27 kHz, Speaker Impedance = 4 Ω
Ferrite
Chip Bead
OUTP
1 nF
Ferrite
Chip Bead
OUTN
1 nF
Figure 39. Typical Ferrite Chip Bead Filter (Chip Bead Example)
22
Submit Documentation Feedback
Copyright © 2009–2010, Texas Instruments Incorporated
Product Folder Link(s) :TPA3113D2
TPA3113D2
www.ti.com
SLOS650C –AUGUST 2009–REVISED JULY 2010
Input Resistance
Changing the gain setting can vary the input resistance of the amplifier from its smallest value, 9 kΩ ±20%, to the
largest value, 60 kΩ ±20%. As a result, if a single capacitor is used in the input high-pass filter, the -3 dB or
cutoff frequency may change when changing gain steps.
Z
f
C
i
Z
i
IN
Input
Signal
The -3-dB frequency can be calculated using Equation 2. Use the ZI values given in Table 1.
1
f =
2p Zi Ci
(2)
Input Capacitor, CI
In the typical application, an input capacitor CI) is required to allow the amplifier to bias the input signal to the
proper dc level for optimum operation. In this case, CI and the input impedance of the amplifier (ZI) form a
high-pass filter with the corner frequency determined in Equation 3.
-3 dB
1
2p Zi Ci
fc
=
f
c
(3)
The value of CI is important, as it directly affects the bass (low-frequency) performance of the circuit. Consider
the example where ZI is 60 kΩ and the specification calls for a flat bass response down to 20 Hz. Equation 3 is
reconfigured as Equation 4.
1
Ci =
2p Zi fc
(4)
In this example, CI is 0.13 µF; so, one would likely choose a value of 0.15 mF as this value is commonly used. If
the gain is known and is constant, use ZI from Table 1 to calculate CI. A further consideration for this capacitor is
the leakage path from the input source through the input network CI) and the feedback network to the load. This
leakage current creates a dc offset voltage at the input to the amplifier that reduces useful headroom, especially
in high gain applications. For this reason, a low-leakage tantalum or ceramic capacitor is the best choice. When
polarized capacitors are used, the positive side of the capacitor should face the amplifier input in most
applications as the dc level there is held at 3 V, which is likely higher than the source dc level. Note that it is
important to confirm the capacitor polarity in the application. Additionally, lead-free solder can create dc offset
voltages and it is important to ensure that boards are cleaned properly.
Copyright © 2009–2010, Texas Instruments Incorporated
Submit Documentation Feedback
23
Product Folder Link(s) :TPA3113D2
TPA3113D2
SLOS650C –AUGUST 2009–REVISED JULY 2010
www.ti.com
Power Supply Decoupling, CS
The TPA3113D2 is a high-performance CMOS audio amplifier that requires adequate power supply decoupling
to ensure that the output total harmonic distortion (THD) is as low as possible. Power supply decoupling also
prevents oscillations for long lead lengths between the amplifier and the speaker. Optimum decoupling is
achieved by using a network of capacitors of different types that target specific types of noise on the power
supply leads. For higher frequency transients due to parasitic circuit elements such as bond wire and copper
trace inductances as well as lead frame capacitance, a good quality low equivalent-series-resistance (ESR)
ceramic capacitor of value between 220 pF and 1000 pF works well. This capacitor should be placed as close to
the device PVCC pins and system ground (either PGND pins or PowerPad) as possible. For mid-frequency noise
due to filter resonances or PWM switching transients as well as digital hash on the line, another good quality
capacitor typically 0.1 mF to 1 µF placed as close as possible to the device PVCC leads works best For filtering
lower frequency noise signals, a larger aluminum electrolytic capacitor of 220 mF or greater placed near the
audio power amplifier is recommended. The 220 mF capacitor also serves as a local storage capacitor for
supplying current during large signal transients on the amplifier outputs. The PVCC terminals provide the power
to the output transistors, so a 220 µF or larger capacitor should be placed on each PVCC terminal. A 10 µF
capacitor on the AVCC terminal is adequate. Also, a small decoupling resistor between AVCC and PVCC can be
used to keep high frequency class D noise from entering the linear input amplifiers.
BSN and BSP Capacitors
The full H-bridge output stages use only NMOS transistors. Therefore, they require bootstrap capacitors for the
high side of each output to turn on correctly. A 0.22 mF ceramic capacitor, rated for at least 25 V, must be
connected from each output to its corresponding bootstrap input. Specifically, one 0.22 mF capacitor must be
connected from OUTPx to BSPx, and one 0.22 mF capacitor must be connected from OUTNx to BSNx. (See the
application circuit diagram in Figure 1.)
The bootstrap capacitors connected between the BSxx pins and corresponding output function as a floating
power supply for the high-side N-channel power MOSFET gate drive circuitry. During each high-side switching
cycle, the bootstrap capacitors hold the gate-to-source voltage high enough to keep the high-side MOSFETs
turned on.
Differential Inputs
The differential input stage of the amplifier cancels any noise that appears on both input lines of the channel. To
use the TPA3113D2 with a differential source, connect the positive lead of the audio source to the INP input and
the negative lead from the audio source to the INN input. To use the TPA3113D2 with a single-ended source, ac
ground the INP or INN input through a capacitor equal in value to the input capacitor on INN or INP and apply
the audio source to either input. In a single-ended input application, the unused input should be ac grounded at
the audio source instead of at the device input for best noise performance. For good transient performance, the
impedance seen at each of the two differential inputs should be the same.
The impedance seen at the inputs should be limited to an RC time constant of 1 ms or less if possible. This is to
allow the input dc blocking capacitors to become completely charged during the 14 ms power-up time. If the input
capacitors are not allowed to completely charge, there will be some additional sensitivity to component matching
which can result in pop if the input components are not well matched.
Using LOW-ESR Capacitors
Low-ESR capacitors are recommended throughout this application section. A real (as opposed to ideal) capacitor
can be modeled simply as a resistor in series with an ideal capacitor. The voltage drop across this resistor
minimizes the beneficial effects of the capacitor in the circuit. The lower the equivalent value of this resistance,
the more the real capacitor behaves like an ideal capacitor.
24
Submit Documentation Feedback
Copyright © 2009–2010, Texas Instruments Incorporated
Product Folder Link(s) :TPA3113D2
TPA3113D2
www.ti.com
SLOS650C –AUGUST 2009–REVISED JULY 2010
Printed-Circuit Board (PCB) Layout
The TPA3113D2 can be used with a small, inexpensive ferrite bead output filter for most applications. However,
since the Class-D switching edges are fast, it is necessary to take care when planning the layout of the printed
circuit board. The following suggestions will help to meet EMC requirements.
•
Decoupling capacitors—The high-frequency decoupling capacitors should be placed as close to the PVCC
and AVCC terminals as possible. Large (220 µF or greater) bulk power supply decoupling capacitors should
be placed near the TPA3113D2 on the PVCCL and PVCCR supplies. Local, high-frequency bypass
capacitors should be placed as close to the PVCC pins as possible. These caps can be connected to the
thermal pad directly for an excellent ground connection. Consider adding a small, good quality low ESR
ceramic capacitor between 220 pF and 1000 pF and a larger mid-frequency cap of value between 0.1mF and
1mF also of good quality to the PVCC connections at each end of the chip.
•
•
Keep the current loop from each of the outputs through the ferrite bead and the small filter cap and back to
PGND as small and tight as possible. The size of this current loop determines its effectiveness as an
antenna.
Grounding—The AVCC (pin 7) decoupling capacitor should be grounded to analog ground (AGND). The
PVCC decoupling capacitors should connect to PGND. Analog ground and power ground should be
connected at the thermal pad, which should be used as a central ground connection or star ground for the
TPA3113D2.
•
•
Output filter—The ferrite EMI filter (Figure 39) should be placed as close to the output terminals as possible
for the best EMI performance. The LC filter (Figure 37 and Figure 38) should be placed close to the outputs.
The capacitors used in both the ferrite and LC filters should be grounded to power ground.
Thermal Pad—The thermal pad must be soldered to the PCB for proper thermal performance and optimal
reliability. The dimensions of the thermal pad and thermal land should be 6.46 mm by 2.35mm. Seven rows of
solid vias (three vias per row, 0,3302 mm or 13 mils diameter) should be equally spaced underneath the
thermal land. The vias should connect to a solid copper plane, either on an internal layer or on the bottom
layer of the PCB. The vias must be solid vias, not thermal relief or webbed vias. See the TI Application
Report SLMA002 for more information about using the TSSOP thermal pad. For recommended PCB
footprints, see figures at the end of this data sheet.
For an example layout, see the TPA3113D2 Evaluation Module (TPA3113D2EVM) User Manual. Both the EVM
user manual and the thermal pad application report are available on the TI Web site at http://www.ti.com.
Copyright © 2009–2010, Texas Instruments Incorporated
Submit Documentation Feedback
25
Product Folder Link(s) :TPA3113D2
TPA3113D2
SLOS650C –AUGUST 2009–REVISED JULY 2010
www.ti.com
REVISION HISTORY
Changes from Original (August 2009) to Revision A
Page
•
Changed Feature From: 90% Efficient Class-D Operation Eliminates Need for Heat Sinks To: 87% Efficient Class-D
Operation Eliminates Need for Heat Sinks ........................................................................................................................... 1
Changed the Drain Source TYP value From: 240 to 400 mΩ. ............................................................................................. 3
Changed the Drain Source TYP value From: 240 to 400 mΩ. ............................................................................................. 3
•
•
•
Changed AC Char 24V - PO From: THD+N = 10%, f = 1 kHz, VCC = 16 V (TYP = 15W) To: THD+N = 10%, f = 1
kHz, VCC = 10 V (TYP = 6W) ................................................................................................................................................ 4
•
Changed AC Char 24V - THD+N From: VCC = 16 V, f = 1 kHz, PO = 7.5 W (half-power) To: VCC = 16 V, f = 1 kHz,
PO = 3 W (half-power) TYP From: 0.1 To: 0.07. ................................................................................................................... 4
•
•
Deleted AC Char 12V -, PO - Continuous output power ...................................................................................................... 4
Changed AC Char 12V - THD+N From: VCC = 16 V, f = 1 kHz, PO = 5 W (half-power) To: VCC = 16 V, f = 1 kHz, PO
= 3 W (half-power) ................................................................................................................................................................ 4
•
Changed multiple graphs in theTYPICAL CHARACTERISTICS. ......................................................................................... 7
Changes from Revision A (August 2009) to Revision B
Page
•
•
Added the Pin out illustration. ............................................................................................................................................... 4
Changed the Stereo Class-D Amplifier with BTL Output and Single-Ended Input illustration Figure 33 - Corrected
the pin names. .................................................................................................................................................................... 18
•
Changed the Stereo Class-D Amplifier with PBTL Output and Single-Ended Input Figure 34 - Corrected the pin
names. ................................................................................................................................................................................ 19
Changes from Revision B (September 2009) to Revision C
Page
•
Added slew rate adjustment information ............................................................................................................................. 15
26
Submit Documentation Feedback
Copyright © 2009–2010, Texas Instruments Incorporated
Product Folder Link(s) :TPA3113D2
PACKAGE OPTION ADDENDUM
www.ti.com
19-Jun-2010
PACKAGING INFORMATION
Status (1)
Eco Plan (2)
MSL Peak Temp (3)
Samples
Orderable Device
Package Type Package
Drawing
Pins
Package Qty
Lead/
Ball Finish
(Requires Login)
TPA3113D2PWP
TPA3113D2PWPR
ACTIVE
ACTIVE
HTSSOP
HTSSOP
PWP
PWP
28
28
50
Green (RoHS
& no Sb/Br)
CU NIPDAU Level-3-260C-168 HR
Purchase Samples
2000
Green (RoHS
& no Sb/Br)
CU NIPDAU Level-3-260C-168 HR
Request Free Samples
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability
information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that
lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between
the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight
in homogeneous material)
(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
Addendum-Page 1
PACKAGE MATERIALS INFORMATION
www.ti.com
19-Jun-2010
TAPE AND REEL INFORMATION
*All dimensions are nominal
Device
Package Package Pins
Type Drawing
SPQ
Reel
Reel
A0
B0
K0
P1
W
Pin1
Diameter Width (mm) (mm) (mm) (mm) (mm) Quadrant
(mm) W1 (mm)
TPA3113D2PWPR
HTSSOP PWP
28
2000
330.0
16.4
6.9
10.2
1.8
12.0
16.0
Q1
Pack Materials-Page 1
PACKAGE MATERIALS INFORMATION
www.ti.com
19-Jun-2010
*All dimensions are nominal
Device
Package Type Package Drawing Pins
HTSSOP PWP 28
SPQ
Length (mm) Width (mm) Height (mm)
346.0 346.0 33.0
TPA3113D2PWPR
2000
Pack Materials-Page 2
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements,
and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should
obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are
sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment.
TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI’s standard
warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where
mandated by government requirements, testing of all parameters of each product is not necessarily performed.
TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and
applications using TI components. To minimize the risks associated with customer products and applications, customers should provide
adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right,
or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information
published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a
warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual
property of the third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied
by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive
business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional
restrictions.
Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all
express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not
responsible or liable for any such statements.
TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably
be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing
such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and
acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products
and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be
provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in
such safety-critical applications.
TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are
specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military
specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at
the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.
TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are
designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated
products in automotive applications, TI will not be responsible for any failure to meet such requirements.
Following are URLs where you can obtain information on other Texas Instruments products and application solutions:
Products
Applications
Audio
Amplifiers
amplifier.ti.com
dataconverter.ti.com
www.dlp.com
www.ti.com/audio
Data Converters
DLP® Products
Automotive
www.ti.com/automotive
www.ti.com/communications
Communications and
Telecom
DSP
dsp.ti.com
Computers and
Peripherals
www.ti.com/computers
Clocks and Timers
Interface
www.ti.com/clocks
interface.ti.com
logic.ti.com
Consumer Electronics
Energy
www.ti.com/consumer-apps
www.ti.com/energy
Logic
Industrial
www.ti.com/industrial
Power Mgmt
Microcontrollers
RFID
power.ti.com
Medical
www.ti.com/medical
microcontroller.ti.com
www.ti-rfid.com
Security
www.ti.com/security
Space, Avionics &
Defense
www.ti.com/space-avionics-defense
RF/IF and ZigBee® Solutions www.ti.com/lprf
Video and Imaging
Wireless
www.ti.com/video
www.ti.com/wireless-apps
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2010, Texas Instruments Incorporated
相关型号：
TPA3117D2RHBT
15-W stereo, 8- to 26-V supply, analog input Class-D audio amplifier w/ filter free & SpeakerGuard™ 32-VQFN -40 to 85
TI
©2020 ICPDF网 联系我们和版权申明