UCC29002DGKR/1 [TI]
1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO8, PLASTIC, MSOP-8;
| 型号： | UCC29002DGKR/1 |
| 厂家： | 
TEXAS INSTRUMENTS |
| 描述： | 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO8, PLASTIC, MSOP-8 信息通信管理 光电二极管 |
| 文件： | 总27页 (文件大小：1021K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
ꢀ
ꢁ
ꢂ
ꢁ
ꢁ
ꢃ
ꢂ
ꢄ
ꢃ
ꢄ
ꢃ
ꢄ
ꢄ
ꢄ
ꢂ
ꢆ
ꢂ
ꢀ
ꢁ
ꢁ
ꢂ
ꢅ
ꢀ
ꢁ
ꢇ
ꢄ
SLUS495H − SEPTEMBER 2001 − REVISED AUGUST 2007
ꢈ
ꢉ
ꢊ
ꢈ
ꢋ
ꢁ
ꢌ
ꢉ
ꢍ
ꢎ
ꢏ
ꢐ
ꢋ
ꢑ
ꢒ
ꢈ
ꢉ
ꢎ
ꢓ
ꢔ
ꢈ
ꢕ
ꢌ
ꢁ
ꢒ
ꢋ
ꢖ
ꢕ
ꢒ
ꢑ
ꢑ
ꢌ
ꢕ
FEATURES
DESCRIPTION
D
D
D
D
D
D
D
D
High Accuracy, Better Than 1% CurrentShare
Error at Full Load
The UCC39002 is an advanced, high performance and
low cost loadshare controller that provides all
necessary functions to parallel multiple independent
power supplies or dc-to-dc modules. Targeted for high
reliability applications in server, workstation, telecom
and other distributed power systems, the controller is
suitable for N+1 redundant systems or high current
applications where off-the-shelf power supplies need to
be paralleled.
High-Side or Low-Side (GND Reference)
Current-Sense Capability
Ultra-Low Offset Current Sense Amplifier
Single Wire Load Share Bus
Full Scale Adjustability
Intel SSI LoadShare Specification Compliant
Disconnect from Load Share Bus at Stand-By
The BiCMOS UCC39002 is based on the automatic
master/slave architecture of the UC3902 and UC3907
load share controllers. It provides better than 1%
current share error between modules at full load by
Load Share Bus Protection Against Shorts to
GND or to the Supply Rail
D
8-Pin MSOP Package Minimizes Space
Lead-Free Assembly
using
a
very low offset post-package-trimmed
D
current-sense amplifier and a high-gain negative
feedback loop. And with the amplifier’s common mode
range of 0-V to the supply rail, the current sense
SYSTEM CONFIGURATIONS
resistor, R
, can be placed in either the GND return
D
D
D
Modules With Remote Sense Capability
Modules With Adjust Input
SHUNT
path or in the positive output rail of the power supply.
Modules With Both Remote Sense and Adjust
Input
D
In Conjunction With the Internal Feedback E/A
of OEM Power Supply Units
TYPICAL LOW-SIDE CURRENT SENSING APPLICATION
V+
R
ADJ
S+
UCC39002
LOAD
1
2
3
4
CS−
CSO
8
7
6
5
POWER
SUPPLY
WITH
REMOTE
SENSE
CS+
VDD
GND
LS
EAO
ADJ
S−
V−
R
SHUNT
ꢏ
ꢏ
ꢕ
ꢒ
ꢦ
ꢉ
ꢡ
ꢀ
ꢁ
ꢟ
ꢖ
ꢠ
ꢐ
ꢚ
ꢒ
ꢘ
ꢋ
ꢙ
ꢉ
ꢈ
ꢖ
ꢈ
ꢗ
ꢘ
ꢢ
ꢙ
ꢚ
ꢠ
ꢛ
ꢜ
ꢝ
ꢝ
ꢞ
ꢞ
ꢗ
ꢗ
ꢚ
ꢚ
ꢘ
ꢘ
ꢗ
ꢟ
ꢟ
ꢣ
ꢠ
ꢡ
ꢛ
ꢛ
ꢢ
ꢢ
ꢘ
ꢞ
ꢝ
ꢜ
ꢟ
ꢟ
ꢚ
ꢙ
ꢣ
ꢖꢢ
ꢡ
ꢤ
ꢟ
ꢥ
ꢗ
ꢠ
ꢝ
ꢟ
ꢞ
ꢗ
ꢞ
ꢚ
ꢛ
ꢘ
ꢡ
ꢦ
ꢝ
ꢘ
ꢞ
ꢞ
ꢢ
ꢟ
ꢧ
Copyright 2007, Texas Instruments Incorporated
ꢛ
ꢚ
ꢠ
ꢞ
ꢚ
ꢛ
ꢜ
ꢞ
ꢚ
ꢟ
ꢣ
ꢗ
ꢙ
ꢗ
ꢠ
ꢢ
ꢛ
ꢞ
ꢨ
ꢞ
ꢢ
ꢛ
ꢚ
ꢙ
ꢩ
ꢝ
ꢐ
ꢘ
ꢜ
ꢢ
ꢟ
ꢞ
ꢝ
ꢘ
ꢦ
ꢝ
ꢛ
ꢦ
ꢪ
ꢝ
ꢞ ꢢ ꢟ ꢞꢗ ꢘꢬ ꢚꢙ ꢝ ꢥꢥ ꢣꢝ ꢛ ꢝ ꢜ ꢢ ꢞ ꢢ ꢛ ꢟ ꢧ
ꢛ
ꢛ
ꢝ
ꢘ
ꢞ
ꢫ
ꢧ
ꢏ
ꢛ
ꢚ
ꢦ
ꢡ
ꢠ
ꢞ
ꢗ
ꢚ
ꢘ
ꢣ
ꢛ
ꢚ
ꢠ
ꢢ
ꢟ
ꢟ
ꢗ
ꢘ
ꢬ
ꢦ
ꢚ
ꢢ
ꢟ
ꢘ
ꢚ
ꢞ
ꢘ
ꢢ
ꢠꢢ
ꢟ
ꢟ
ꢝ
ꢛ
ꢗ
ꢥ
ꢫ
ꢗ
ꢘ
ꢠ
ꢥ
ꢡ
ꢦ
ꢢ
1
www.ti.com
o
ꢀ
ꢀ
ꢀ
ꢁ
ꢁ
ꢁ
ꢁ
ꢁ
ꢁ
ꢂ
ꢂ
ꢇ
ꢃ
ꢃ
ꢃ
ꢄ
ꢄ
ꢄ
ꢄ
ꢄ
ꢄ
ꢂ
ꢂ
ꢂ
ꢅ
ꢆ
SLUS495H − SEPTEMBER 2001 − REVISED AUGUST 2007
DESCRIPTION (continued)
The functionality of the UCC29002/1 differs slightly compared to the UCC39002. The UCC39002 will force the
maximum adjustment range at start up to quickly engage load sharing; the UCC29002/1 ADJ amplifier will
operate in a linear mode during start up, resulting in a more gradual load sharing at turn on.
During transient conditions while adding or removing power supplies, the UCC39002 protects the system by
keeping the load share bus disconnected from the remaining supplies. By disabling the adjust function in case
a short of the load share bus occurs to either GND or the supply rail, it also provides protection for the system
against erroneous output voltage adjustment.
The UCC39002 also meets Intel’s SSI (Server System Infrastructure) loadshare specifications of a single-line
load share bus and scalable load share voltage for any level of output currents.
The UCC39002 family is offered in 8-pin MSOP (DGK), SOIC (D), and PDIP (P) packages.
}w
absolute maximum ratings over operating free-air temperature (unless otherwise noted)
Supply voltage, current limited (V ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.3 V to 15 V
DD
Supply voltage, voltage source (V ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.3 V to 13.5 V
DD
Input voltage, current sense amplifier (V
, V
) . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.3 V to V
+ 0.3 V
CS+ CS−
DD
Current sense amplifier output voltage (V
) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.3 V to V
Load share bus voltage (V ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.3 V to V
CSO
DD
DD
LS
ZENER
ADJ
ADJ
Supply current (I
Adjust pin input voltage (V
Adjust pin sink current (I
+ I
) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 mA
DD
) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . V
+1 V < V
≤ V
EAO
ADJ DD
) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 mA
Operating junction temperature range, T . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −55°C to 150°C
J
Storage temperature range T
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −65°C to 150°C
stg
Lead Temperature, T (Soldering, 10 seconds) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 300°C
sol
‡
Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
§
All voltages are with respect to GND. Currents are positive into, negative out of the specified terminal.
PDIP (P) PACKAGE
(TOP VIEW)
SOIC (D) OR MSOP (DGK) PACKAGE
(TOP VIEW)
CS−
CS+
VDD
GND
CSO
LS
1
2
3
4
8
7
6
5
CS−
CS+
VDD
GND
CSO
LS
8
7
6
5
1
2
3
4
EAO
ADJ
EAO
ADJ
AVAILABLE OPTIONS
PACKAGED DEVICES
MSOP−8
T
A
= T
J
SOIC−8
(D)
PDIP−8
(P)
†
†
(DGK)
UCC29002D
UCC29002D/1
UCC39002D
UCC29002DGK
UCC29002DGK/1
UCC39002DGK
UCC29002P
NA
−40°C to 105°C
0°C to 70°C
UCC39002P
†
The D and DGK packages are available taped and reeled. Add R suffix to device type (e.g.
UCC39002DR) to order quantities of 2,500 devices per reel.
2
www.ti.com
ꢀ
ꢁ
ꢂ
ꢁ
ꢃ
ꢂ
ꢄ
ꢇ
ꢃ
ꢄ
ꢃ
ꢄ
ꢄ
ꢄ
ꢂ
ꢆ
ꢂ
ꢀ
ꢁ
ꢁ
ꢂ
ꢅ
ꢀ
ꢁꢁ
ꢄ
SLUS495H − SEPTEMBER 2001 − REVISED AUGUST 2007
electrical characteristics V
= 12 V, 0°C < T < 70°C for the UCC39002, −40°C < T < 105°C for the
A A
DD
UCC29002 and UCC29002/1, T = T (unless otherwise noted)
A
J
general
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
3.5
UNITS
mA
Supply current
LS with no load,
IDD = 6 mA
ADJ = 5 V
2.5
VDD clamp voltage
13.50
14.25
15.00
V
undervoltage lockout
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
4.575
0.550
UNITS
(1)
Start-up voltage
4.175
0.200
4.375
0.375
V
Hysteresis
current sense amplifier
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNITS
µV
T
V
= 25_C
V
IC
= 0.5 V or 11.5 V,
A
CSO
−100
100
= 5 V
V
IO
Input offset voltage
Over-temperature variation
10
90
90
µV/_C
A
V
Gain
75
75
dB
CMRR
Common mode rejection ratio
I
Input bias current (CS+, CS−)
−0.6
0.6
µA
BIAS
0.1 V ≤ ([CS+] − [CS−]) ≤ 0.4 V,
V
V
High-level output voltage (CSO)
10.7
0.00
11.0
0.10
11.8
OH
I
= 0 mA
OUT_CSO
−0.4 V ≤ ([CS+] − [CS−]) ≤ 0.1 V,
= 0 mA
V
Low-level output voltage (CSO)
0.15
OL
I
OUT_CSO
I
I
High-level output current (CSO)
Low-level output current (CSO)
V
= 10 V
−1
1
−1.5
1.5
2
OH
CSO
CSO
mA
V
= 1 V
OL
(2)
Gain bandwidth product
GBW
MHz
load share driver (LS)
PARAMETER
TEST CONDITIONS
MIN
0
TYP
MAX
10
UNITS
V
V
Input voltage range
RANGE
V
V
V
= 1 V
0.995
9.995
0.00
1
1.005
CSO
CSO
CSO
Output voltage
OUT
= 10 V
= 0 V,
10 10.005
V
V
V
Low-level output voltage
High-level output voltage
Output current
I
= 0 mA
0.10
−1.7
0.15
OL
OUT_LS
(2)
V
DD
OH
I
0.5 V ≤ V ≤ 10 V
LS
−1
−10
0.3
−1.5
−20
0.5
OUT
SC
mA
V
I
Short circuit current
V
LS
= 0 V,
V
= 10 V
CSO
V
Driver shutdown threshold
V
CS−
− V
CS+
0.7
SHTDN
load share bus protection
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNITS
V
V
= 2 V,
= 2 V,
V
V
= V ,
DD
CSO
EAO
LS
0
5
5
10
= 5 V
ADJ
V = 0 V,
LS
I
Adjust amplifier current
µA
ADJ
V
CSO
V
EAO
= 2 V,
= 2 V,
0
10
V
ADJ
= 5 V
(1) Enables the load share bus at start-up.
(2) Ensured by design. Not production tested.
3
www.ti.com
ꢀ
ꢀ
ꢀ
ꢁ
ꢁ
ꢁ
ꢁ
ꢁ
ꢁ
ꢂ
ꢂ
ꢇ
ꢃ
ꢃ
ꢃ
ꢄ
ꢄ
ꢄ
ꢄ
ꢄ
ꢄ
ꢂ
ꢂ
ꢂ
ꢅ
ꢆ
SLUS495H − SEPTEMBER 2001 − REVISED AUGUST 2007
electrical characteristics V
= 12 V, 0°C < T < 70°C for the UCC39002, −40°C < T < 105°C for the
A A
DD
UCC29002 and UCC29002/1, T = T (unless otherwise noted) (continued)
A
J
error amplifier
PARAMETER
TEST CONDITIONS
MIN
3.50
TYP
MAX
UNITS
V
V
OH
High-level output voltage
Transconductance
I
= 0 mA
OUT_EAO
3.65
14
3.80
g
M
I
=
50 µA
= 0.4 V,R = 2.2 kΩ
EAO
mS
EAO
I
High-level output current
V
− V
0.70
0.85
1.00
mA
OH
LS
CSO
ADJ buffer
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNITS
mV
(2)
V
Input offset voltage
V
= 1.5 V,
= 5.0 V,
ADJ
V
V
= 0 V,
= 0 V
−60
5
IO
ADJ
EAO
I
Sink current
V
0
3.60
3.45
3.35
10
4.30
4.45
4.55
µA
SINK
EAO
T
A
= 25_C
3.95
3.95
3.95
V
ADJ
= 5.0 V,
LS = floating
V
EAO
= 2.0 V
0_C ≤ T ≤ 70_C
I
Sink current
mA
A
SINK
−40_C ≤ T ≤ 105_C
A
(1) Enables the load share bus at start-up.
(2) Ensured by design. Not production tested.
TERMINAL FUNCTIONS
TERMINAL
I/O
DESCRIPTION
NAME
NO.
Adjust amplifier output. This is the buffered output of the error amplifier block to adjust output
voltage of the power supply being controlled. This pin must always be connected to a voltage
ADJ
5
O
equal to or greater than V
+ 1 V.
EAO
CS−
CS+
CSO
EAO
1
2
8
6
I
Current sense amplifier inverting input.
I
Current sense amplifier non-inverting input.
Current sense amplifier output.
O
O
Output for load share error amplifier. (Transconductance error amplifier.)
Ground. Reference ground and power ground for all device functions. Return the device to the
low current sense− path of the converter.
GND
LS
4
7
3
−
I/O
I
Load share bus. Output of the load share bus driver amplifier.
Power supply providing bias to the device. Bypass with a good quality, low ESL 0.1-µF to 1-µF,
maximum, capacitor as close to the VDD pin and GND as possible.
VDD
4
www.ti.com
ꢀ
ꢁ
ꢂ
ꢁ
ꢃ
ꢂ
ꢄ
ꢇ
ꢃ
ꢄ
ꢃ
ꢄ
ꢄ
ꢄ
ꢂ
ꢆ
ꢂ
ꢀ
ꢁ
ꢁ
ꢂ
ꢅ
ꢀ
ꢁꢁ
ꢄ
SLUS495H − SEPTEMBER 2001 − REVISED AUGUST 2007
typical high-side current sensing application
R
SHUNT
V+
S+
R
ADJ
UCC39002
1
2
3
4
CS−
CSO
8
7
6
5
POWER SUPPLY
WITH
REMOTE SENSE
CS+
VDD
GND
LS
EAO
ADJ
S−
V−
R
SHUNT
V+
S+
R
ADJ
UCC39002
1
2
3
4
CS−
CS+
VDD
GND
CSO
8
7
6
5
POWER SUPPLY
WITH
REMOTE SENSE
LS
LOAD
EAO
ADJ
S−
V−
R
SHUNT
V+
S+
R
ADJ
UCC39002
1
2
3
4
CS−
CS+
VDD
GND
CSO
8
7
6
5
POWER SUPPLY
WITH
REMOTE SENSE
LS
EAO
ADJ
S−
V−
5
www.ti.com
ꢀ
ꢀ
ꢀ
ꢁ
ꢁ
ꢁ
ꢁ
ꢁ
ꢁ
ꢂ
ꢂ
ꢇ
ꢃ
ꢃ
ꢃ
ꢄ
ꢄ
ꢄ
ꢄ
ꢄ
ꢄ
ꢂ
ꢂ
ꢂ
ꢅ
ꢆ
SLUS495H − SEPTEMBER 2001 − REVISED AUGUST 2007
functional block diagram
8
CSO
Current Sense
Amp
Disconnect Switch
Load Share
Bus Driver
CS−
CS+
1
2
+
+
Enable
and
Bias OK
7
6
5
LS
V
BIAS
Load Share Bus
100 kΩ
Receiver
+
VDD
GND
3
4
Error Amp
+
g
EAO
ADJ
13.5 V
to
15 V
M
3 V
3 V
Adjust Amp
Start Up
and
Adjust
Logic
+
Fault
Protection
500 Ω
UDG−02086
6
www.ti.com
ꢀ
ꢁ
ꢂ
ꢁ
ꢃ
ꢂ
ꢄ
ꢇ
ꢃ
ꢄ
ꢃ
ꢄ
ꢄ
ꢄ
ꢂ
ꢆ
ꢂ
ꢀ
ꢁ
ꢁ
ꢂ
ꢅ
ꢀ
ꢁꢁ
ꢄ
SLUS495H − SEPTEMBER 2001 − REVISED AUGUST 2007
FUNCTIONAL DESCRIPTION
differential current sense amplifier (CS+, CS−, CSO)
The UCC39002 features a high-gain and high-precision amplifier to measure the voltage across a low-value
current sense resistor. Since the amplifier is fully uncommitted, the current sense gain is user programmable.
The extremely low input offset voltage of the UCC39002 current sense amplifier makes it suitable to measure
current information across a low value sense resistor. Furthermore, the input common mode range includes
ground and the positive supply rail of the UCC39002 (V ). Accordingly, the current sense resistor can be
DD
placed in the ground return path or in the positive output rail of the power supply V as long as V ≤ V . The
O
O
DD
current sense amplifier is not unity gain stable and must have a minimum gain of three.
load share bus driver amplifier (CSO)
This is a unity-gain buffer amplifier to provide separation between the load share bus voltage and the output
of the current sense amplifier. The circuit implements an ideal diode with virtually 0 V forward voltage drop by
placing the diode inside the feedback loop of the amplifier. The diode function is used to automatically establish
the role of the master module in the system. The UCC39002 which is assigned to be the master uses the load
share bus driver amplifier to copy its output current information on to the load share bus.
All slave units, with lower output current levels by definition, have this “ideal diode” reversed biased
(V
< V ). Consequently, the V
and V signals will be separated. That allows the error amplifier of the
CSO
LS
CSO LS
UCC39002 to compare its respective module’s output current to the master module’s output current and make
the necessary corrections to achieve a balanced current distribution.
Since the bus is always driven by a single load share bus driver amplifier, the number of modules (n) are limited
by the output current capability of the amplifier according to:
100 kW I
OUT,MIN
n +
V
LS,FULL_SCALE
(1)
where 100 kΩ is the input impedance of the LS pin as shown in the block diagram, I
is given in the data
OUT,MIN
sheet and V
is the maximum voltage on the load share bus at full load.
LS,FULL_SCALE
Note that the number of parallel units can be increased by reducing the full scale bus voltage, i.e. by reducing
the current sense gain.
load share bus receiver amplifier (LS)
The load share bus receiver amplifier is a unity gain buffer monitoring the load share bus voltage. Its primary
purpose is to ensure that the load share bus is not loaded by the internal impedances of the UCC39002. The
LS pin is already internally compensated and has an internal 15-kHz filter. Adding external capacitance,
including stray capacitance, should be avoided to maintain stability.
7
www.ti.com
ꢀ
ꢀ
ꢀ
ꢁ
ꢁ
ꢁ
ꢁ
ꢁ
ꢁ
ꢂ
ꢂ
ꢇ
ꢃ
ꢃ
ꢃ
ꢄ
ꢄ
ꢄ
ꢄ
ꢄ
ꢄ
ꢂ
ꢂ
ꢂ
ꢅ
ꢆ
SLUS495H − SEPTEMBER 2001 − REVISED AUGUST 2007
FUNCTIONAL DESCRIPTION
error amplifier (EAO)
As pictured in the block diagram, the UCC39002 employs a transconductance also called g type error
M
amplifier. The g amplifier was chosen because it requires only one pin, the output to be accessible for
M
compensation.
The purpose of the error amplifier is to compare the average, per module current level to the output current of
the respective module controlled by the UCC39002. It is accommodated by connecting the buffered V voltage
LS
to its non−inverting input and the V
signal to its inverting input. If the average per module current,
CSO
represented by the load share bus is higher than the module’s own output current, an error signal will be
developed across the compensation components connected between the EAO pin and ground. The error signal
is than used by the adjust amplifier to make the necessary output voltage adjustments to ensure equal output
currents among the parallel operated power supplies.
In case the UCC39002 assumes the role of the master load share controller in the system or it is used in
conjunction with a stand alone power module, the measured current signal on V
is approximately equal to
CSO
the V voltage. To avoid erroneous output voltage adjustment, the input of the error amplifier incorporates a
LS
typically 25 mV offset to ensure that the inverting input of the error amplifier is biased higher than the
non−inverting input. Consequently, when the two signals are equal, there will be no adjustment made and the
initial output voltage set point is maintained.
adjust amplifier output (ADJ)
A current proportional to the error voltage V
on pin 6 is sunk by the ADJ pin. This current flows through the
EAO
adjust resistor R
and changes the output voltage of the module controlled by the UCC39002. The amplitude
ADJ
of the current is set by the 500-Ω internal resistor between ground and the emitter of the amplifier’s open
collector output transistor according to Figure 1. The adjust current value is given as:
V
EAO
I
+
ADJ
500 W
(2)
At the master module V
voltage of the master module remains at its initial output voltage set point at all times.
is 0 V, thus the adjust current must be zero as well. This ensures that the output
EAO
Furthermore, at insufficient bias level, during a fault or when the UCC39002 is disabled, the non-inverting input
of the adjust amplifier is pulled to ground to prevent erroneous adjustment of the module’s output voltage by
the load share controller.
8
www.ti.com
ꢀ
ꢁ
ꢂ
ꢁ
ꢃ
ꢂ
ꢄ
ꢇ
ꢃ
ꢄ
ꢃ
ꢄ
ꢄ
ꢄ
ꢂ
ꢆ
ꢂ
ꢀ
ꢁ
ꢁ
ꢂ
ꢅ
ꢀ
ꢁꢁ
ꢄ
SLUS495H − SEPTEMBER 2001 − REVISED AUGUST 2007
FUNCTIONAL DESCRIPTION
enable function (CS+, CS−)
The two inputs of the current sense amplifier are also used for implementing an ENABLE function. During
normal operation CS− = CS+ and the internal offset added between the CS− voltage and the inverting input of
the enable comparator ensures that the UCC39002 is always enabled. By forcing the CS− pin approximately
0.5-V above the CS+ pin, the UCC39002 can be forced into a disable mode. While disabled, the UCC39002
disconnects itself from the load share bus and its adjust current is zero.
CS+
2
+
ENABLE
0.5 V
CS− 1
UDG−02087
Figure 1. Enable Comparator
fault protection
Accidentally, the load share bus might be shorted to ground or to the positive bias voltage of the UCC39002.
These events might result in erroneous output voltage adjustment. For that reason, the load share bus is
continuously monitored by a window comparator as shown in Figure 2.
+
V
DD
− 0.7 V
LS
7
8
FAULT
+
R
CSO
2R
UDG−02088
Figure 2. Fault Protection Comparators
The FAULT signal is handled by the start up and adjust logic which pulls the non-inverting input of the adjust
amplifier low when the FAULT signal is asserted.
9
www.ti.com
ꢀ
ꢀ
ꢀ
ꢁ
ꢁ
ꢁ
ꢁ
ꢁ
ꢁ
ꢂ
ꢂ
ꢇ
ꢃ
ꢃ
ꢃ
ꢄ
ꢄ
ꢄ
ꢄ
ꢄ
ꢄ
ꢂ
ꢂ
ꢂ
ꢅ
ꢆ
SLUS495H − SEPTEMBER 2001 − REVISED AUGUST 2007
FUNCTIONAL DESCRIPTION
start up and adjust logic
The start up and adjust logic responds to unusual operating conditions during start up, fault and disable. Under
these circumstances the information obtainable by the error amplifier of the UCC39002 is not sufficient to make
the right output voltage adjustment, therefore the adjust amplifier is forced to certain known states. Similarly,
the driver amplifier of UCC39002 is disabled during these conditions.
In the UCC39002/UCC29002, during start up, the load share driver amplifier is disabled by the disconnect
switch and the adjust amplifier is forced to sink the maximum current through the adjust resistor. This operating
mode ensures that the module controlled by the UCC39002 will be able to quickly engage in sharing the load
current since its output will be adjusted to a sufficiently high voltage immediately at turn on. Both the load share
driver and the adjust amplifiers revert to normal operation as soon as the measured current exceeds 80% of
the average per module current level represented by the LS bus voltage. The UCC29002/1 does not have this
logic at start up. In this way, the UCC29002/1 will not adjust the output of the module to its maximum adjustment
range at turn on and engages load sharing at more moderate rate.
In case of a fault shorting the load share bus to ground or to the bias of the UCC39002 the load share bus driver
and the adjust amplifiers are disabled. The same action takes place when the UCC39002 is disabled using the
CS+ and CS− pins or when the bias voltage is below the minimum operating voltage.
bias and bias OK circuit (VDD)
The UCC39002 is built on a 15-V, high performance BiCMOS process. Accordingly the maximum voltage across
the V
and GND pins (pin 3 and 4 respectively) is limited to 15 V. The recommended maximum operating
DD
voltage is 13.5 V which corresponds to the tolerance of the on-board 14.2-V Zener clamp circuit. In case the
bias voltage could exceed the 13.5-V limit, the UCC39002 should be powered through a current limiting resistor.
The current into the V
pin must be limited to 10 mA as listed in the absolute maximum ratings table.
DD
The bypass capacitor for VDD is also the compensation for the input active clamp of the device and, as such,
must be placed as close to the device pins (VDD and GND) as possible, using a good quality low ESL capacitor,
including trace length. The device is optimized for a capacitor value of 0.1 µF to 1 µF.
V
VDD
3
BIAS
(Internal Bias)
14.2 V
4.375 V
+
Bias_OK
GND
4
UDG−02089
Figure 3. V
Clamp and Bias Monitor
DD
10
www.ti.com
ꢀ
ꢁ
ꢂ
ꢁ
ꢃ
ꢂ
ꢄ
ꢇ
ꢃ
ꢄ
ꢃ
ꢄ
ꢄ
ꢄ
ꢂ
ꢆ
ꢂ
ꢀ
ꢁ
ꢁ
ꢂ
ꢅ
ꢀ
ꢁꢁ
ꢄ
SLUS495H − SEPTEMBER 2001 − REVISED AUGUST 2007
FUNCTIONAL DESCRIPTION
The UCC39002 does not have an undervoltage lockout circuit. The bias OK comparator works as an enable
function with a 4.375-V threshold. While V < 4.375 V the load share control functions are disabled. While this
DD
might be inconvenient for some low voltage applications it is necessary to ensure high accuracy. The load share
accuracy is dependent on working with relatively large signal amplitudes on the load share bus. If the internal
offsets, current sense error and ground potential difference between the UCC39002 controllers are comparable
in amplitude to the load share bus voltage, they can cause significant current distribution error in the system.
The maximum voltage on the load share bus is limited approximately 1.7-V below the bias voltage level (V
)
DD
which would result in an unacceptably low load share bus amplitude therefore poor accuracy at low V
levels.
DD
To circumvent this potential design problem, the UCC39002 won’t operate below the above mentioned 4.375-V
bias voltage threshold. If the system does not have a suitable bias voltage available to power the UCC39002,
it is recommended to use an inexpensive charge pump which can generate the bias voltage for all the
UCC39002s in the load share system.
The maximum V
of the UCC39002 is 15 V. For higher-voltage applications, use the application solution as
DD
recommended in Figure 4. A Zener clamp on the VDD pin is provided internally so the device can be powered
from higher voltage rails using a minimum number of external components.
The CSA inputs must be adjusted so as to not exceed their absolute maximum voltage ratings.
LOAD CURRENT DIRECTION
VOUT+
R
ADJ
SNS+
R
LOAD
BIAS1
SYSTEM
GROUND
POWER SUPPLY
OUTPUT
UCC39002
1
2
3
CS−
CSO
LS
8
7
6
LS BUS
TO OTHER
UCC39002
DEVICES
CS+
VDD
EAO
C
R
COMP
COMP
R
C
BIAS2
BIAS
4
GND
ADJ
5
POWER SUPPLY
OUTPUT
SNS−
R
SHUNT
VOUT−
Figure 4. High Voltage Application
11
www.ti.com
ꢀ
ꢀ
ꢀ
ꢁ
ꢁ
ꢁ
ꢁ
ꢁ
ꢁ
ꢂ
ꢂ
ꢇ
ꢃ
ꢃ
ꢃ
ꢄ
ꢄ
ꢄ
ꢄ
ꢄ
ꢄ
ꢂ
ꢂ
ꢂ
ꢅ
ꢆ
SLUS495H − SEPTEMBER 2001 − REVISED AUGUST 2007
DESIGN PROCEDURE
The following is a practical step-by-step design procedure on how to use the UCC39002 to parallel power
modules for load sharing.
paralleling the power modules
D
D
D
D
V
I
= nominal output voltage of the modules to be paralleled
= maximum output current of each module to be paralleled
OUT
OUT(max)
∆V
= maximum output voltage adjustment range of the power modules to be paralleled
ADJ
N = number of modules
NOTE: The power modules to be paralleled must be equipped with true remote sense or access
to the feedback divider of the module’s error amplifier.
A typical high side application for a single module is shown in Figure 5 and is repeated for each module to be
paralleled.
R
SHUNT
0.005 Ω
V+
V−
P1
R15
274 Ω
C13 1 nF
TP11
TP12
R16 16.2 kΩ
R13
274 Ω
U1
UCC39002
R
200 Ω
SENSE
1
2
CS− CSO
8
7
R
ADJUST
R18
1 kΩ
CS+
LS
V+
V−
Load
Q1
C12
TP13
R
475 Ω
EAO
SB2
3
VDD EAO 6
GND ADJ 5
C11
0.47 µF
R19
47 kΩ
R14
16.2 kΩ
C
47 µF
EAO
S+
S−
4
S1
UDG−02078
Load Share Bus
Figure 5. Typical High-Side Application for Single Power Module
In Figure 5, P1 represents the output voltage terminals of the module, S1 represents the remote sense terminals
of the module, and a signal on the SB2 terminal will enable the disconnect feature of the device. The load share
bus is the common bus between all of the paralleled load share controllers. VDD must be decoupled with a good
quality ceramic capacitor returned directly to GND.
12
www.ti.com
ꢀ
ꢁ
ꢂ
ꢁ
ꢃ
ꢂ
ꢄ
ꢇ
ꢃ
ꢄ
ꢃ
ꢄ
ꢄ
ꢄ
ꢂ
ꢆ
ꢂ
ꢀ
ꢁ
ꢁ
ꢂ
ꢅ
ꢀ
ꢁꢁ
ꢄ
SLUS495H − SEPTEMBER 2001 − REVISED AUGUST 2007
DESIGN PROCEDURE
measuring the modules’ loop
Using the configuration in Figure 6, measure the unity gain crossover frequency of the power modules to be
paralleled. A typical resultant bode plot is shown in Figure 7.
+
+
+
VOUT
DC−DC Module
Load
V
IN
50 Ω
+
SENSE
XFRMR
Source
Out
Channel
A
Channel
B
Network Analyzer
UDG−02079
Figure 6. Unity Gain Crossover Frequency Measurement Connection Diagram
40
30
20
10
0
−10
UNITY GAIN
CROSSOVER
−20
FREQUENCY
f
= 40 Hz
CO
−30
−40
1
10
100
1000
f − Frequency − Hz
Figure 7. Power Module Bode Plot
13
www.ti.com
ꢀ
ꢀ
ꢀ
ꢁ
ꢁ
ꢁ
ꢁ
ꢁ
ꢁ
ꢂ
ꢂ
ꢇ
ꢃ
ꢃ
ꢃ
ꢄ
ꢄ
ꢄ
ꢄ
ꢄ
ꢄ
ꢂ
ꢂ
ꢂ
ꢅ
ꢆ
SLUS495H − SEPTEMBER 2001 − REVISED AUGUST 2007
DESIGN PROCEDURE
the shunt resistor
Selection of the shunt resistor is limited by its voltage drop at maximum module output current. This voltage drop
should be much less than the voltage adjustment range of the module:
I
R
tt D V
OUT(max)
SHUNT
ADJ(max)
(3)
Other limitations for the sense resistor are the desired minimum power dissipation and available component
ratings.
the CSA gain
The gain of the current sense amplifier is configured by the compensation components between Pin 1, CS−,
and Pin 8, CSO, of the load share device. The voltage at the CSO pin is limited by the saturation voltage of the
internal current sense amplifier and must be at least two volts less than VDD:
V
t VDD * 2 V
CSO(max)
(4)
The maximum current sense amplifier gain is equal to:
V
CSO
A
+ ǒR
Ǔ
CSA
I
SHUNT
OUT(max)
(5)
Referring to Figure 5, the gain is equal to R16/R15 and a high-frequency pole, configured with C13, is used for
noise filtering. This impedance is mirrored at the CS+ pin of the differential amplifier as shown.
The current sense amplifier output voltage, V
, serves as the input to the unity gain LS bus driver. The module
CSO
with the highest output voltage forward biases the internal diode at the output of the LS bus driver and determine
the voltage on the load share bus, V . The other modules act as slaves and represent a load on the I of
LS
VDD
the module due to the internal 100-kΩ resistor at the LS pin. This increase in supply current for the master
module is equal to N(V /100 kΩ).
LS
14
www.ti.com
ꢀ
ꢁ
ꢂ
ꢁ
ꢃ
ꢂ
ꢄ
ꢇ
ꢃ
ꢄ
ꢃ
ꢄ
ꢄ
ꢄ
ꢂ
ꢆ
ꢂ
ꢀ
ꢁ
ꢁ
ꢂ
ꢅ
ꢀ
ꢁꢁ
ꢄ
SLUS495H − SEPTEMBER 2001 − REVISED AUGUST 2007
DESIGN PROCEDURE
determining R
ADJUST
The Sense+ terminal of the module is connected to the ADJ pin of the load-share controller. By placing a resistor
between this ADJ pin and the load, an artificial Sense+ voltage is created from the voltage drop across R
ADJUST
due to the current sunk by the internal NPN transistor. The voltage at the ADJ pin must be maintained at
approximately 1 V above the voltage at the EAO pin. This is necessary in order to keep the transistor at the
output of the internal adjust amplifier from saturating. To fulfill this requirement, R
the following equation:
is first calculated using
ADJUST
ǒ
Ǔ
DV
* I
R
500 W
ADJ(max)
OUT(max)
SHUNT
R
w
ADJUST
DV
ADJ(max)
V
* DV
* 1 V *
ǒ
500 W
Ǔ
ƪ
ƫ
OUT
ADJ(max)
R
SENSE
(6)
and SENSE+
Where R
within the module.
is the current sense resistor, and R
is the internal resistance between V
SHUNT
SENSE
OUT+
Also needed for consideration is the actual adjust pin current. The maximum sink current for the ADJ pin,
, is 6 mA as determined by the internal 500-Ω emitter resistor and 3-V clamp. The value of adjust resistor,
, is based upon the maximum adjustment range of the module, ∆V
determined using the following formula:
I
R
ADJmax
ADJUST
. This adjust resistor is
ADJmax
ƪ
ƫ
DV
* I
R
ADJ(max)
ADJ(max)
OUT(max)
SHUNT
R
w
ADJUST
DV
I
*
ADJ(max)
R
SENSE
(7)
By selecting a resistor that meets both of these minimum requirements, the ADJ pin will be at least 1 V greater
than the EAO voltage and the adjust pin sink current will not exceed its 6 mA maximum.
15
www.ti.com
ꢀ
ꢀ
ꢀ
ꢁ
ꢁ
ꢁ
ꢁ
ꢁ
ꢁ
ꢂ
ꢂ
ꢇ
ꢃ
ꢃ
ꢃ
ꢄ
ꢄ
ꢄ
ꢄ
ꢄ
ꢄ
ꢂ
ꢂ
ꢂ
ꢅ
ꢆ
SLUS495H − SEPTEMBER 2001 − REVISED AUGUST 2007
DESIGN PROCEDURE
error amplifier compensation
The total load-share loop unity-gain crossover frequency, f , should be set at least one decade below the
CO
measured crossover frequency of the paralleled modules previously measured, f
(See Figure 7)
CO(module).
Compensation of the transconductance error amplifier is accomplished by placing the compensation resistor,
R
, and capacitor, C
, between EAO and GND. The values of these components is determined using
EAO
EAO
equations (8) and (13).
g
M
ǒ
Ǔ ǒA Ǔ ǒA
Ǔ
ǒf
Ǔ
ǒ
ŤA
Ǔ
Ť
+ ǒ Ǔ A
C
EAO
CSA
V
ADJ
PWR CO
2p f
CO
(8)
Where:
D
D
D
D
D
D
g
f
is the transconductance of the error amplifier, typically 14 mS,
is equal to the desired crossover frequency in Hz of the load share loop, typically f
is the CSA gain,
M
(module)/10,
CO
CO
A
CSA
A is the voltage gain,
V
A
is the gain associated with the adjust amplifier,
ADJ
|A
(f )| is the measured gain of the power module at the desired load share crossover frequency, f
converted to V/V from dB
,
PWR CO
CO
R16
R15
A
+
CSA
(9)
R
V
SHUNT
OUT
I
OUT(max)
A +
, R
+
V
LOAD
R
LOAD
(10)
R
R
SENSE
ADJUST
SENSE
A
+ ǒR
Ǔ
ADJ
) R
500 W
ADJUST
(11)
ǒf
Ǔ
G
MODULE CO
ǒf
Ǔ
ŤA
Ť + 10
ǒ Ǔ
PWR CO
20
(12)
Where G
(f ) is the measured value of the gain from Figure 7, at the desired crossover frequency.
MODULE co
Once the C
capacitor is determined, R
is selected to achieve the desired loop response:
EAO
EAO
2
2
1
1
R
+
*
ǒ
Ǹ
Ǔ ǒ Ǔ
EAO
ǒf
Ǔ
2p ǒf Ǔ ǒC
Ǔ
gm ŤA
Ť
A A
A
PWR CO
V
CSA
ADJ
CO
EAO
(13)
16
www.ti.com
ꢀ
ꢁ
ꢂ
ꢁ
ꢃ
ꢂ
ꢄ
ꢇ
ꢃ
ꢄ
ꢃ
ꢄ
ꢄ
ꢄ
ꢂ
ꢆ
ꢂ
ꢀ
ꢁ
ꢁ
ꢂ
ꢅ
ꢀ
ꢁꢁ
ꢄ
SLUS495H − SEPTEMBER 2001 − REVISED AUGUST 2007
DESIGN PROCEDURE
references
For further details, refer to the following document:
D
Reference Design, 48-V , 12-V
Modules”, Texas Instruments Literature No. SLUA270
Loadshare System Using UCC39002 with Three DC/DC PH-100S4
IN
OUT
For a more complete description of general load sharing toics, refer to the following documents.
D
D
Application Note, The UC3902 Load Share Controller and Its Performance in Distributed Power Systems,
TI Literature No. SLUA128
Application Note, UC3907 Load Share IC Simplifies Parallel Power Supply Design, TI Literature No.
SLUA147
17
www.ti.com
PACKAGE OPTION ADDENDUM
www.ti.com
11-Apr-2013
PACKAGING INFORMATION
Orderable Device
UCC29002D
Status Package Type Package Pins Package
Eco Plan Lead/Ball Finish
MSL Peak Temp
Op Temp (°C)
-40 to 105
-40 to 105
-40 to 105
-40 to 105
-40 to 105
-40 to 105
-40 to 105
-40 to 105
-40 to 105
-40 to 105
-40 to 105
-40 to 105
-40 to 105
-40 to 105
0 to 70
Top-Side Markings
Samples
Drawing
Qty
(1)
(2)
(3)
(4)
ACTIVE
SOIC
SOIC
D
8
8
8
8
8
8
8
8
8
8
8
8
8
8
8
8
8
75
Green (RoHS
& no Sb/Br)
CU NIPDAU
CU NIPDAU
CU NIPDAU
CU NIPDAU
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
29002
UCC29002D/1
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
D
D
75
75
Green (RoHS
& no Sb/Br)
290021
290021
29002
UCC29002D/1G4
UCC29002DG4
UCC29002DGK
UCC29002DGKG4
UCC29002DGKR
UCC29002DGKRG4
UCC29002DR
SOIC
Green (RoHS
& no Sb/Br)
SOIC
D
75
Green (RoHS
& no Sb/Br)
VSSOP
VSSOP
VSSOP
VSSOP
SOIC
DGK
DGK
DGK
DGK
D
80
Green (RoHS CU NIPDAUAG Level-2-260C-1 YEAR
& no Sb/Br)
29002
80
Green (RoHS CU NIPDAUAG Level-2-260C-1 YEAR
& no Sb/Br)
29002
2500
2500
2500
2500
2500
2500
50
Green (RoHS CU NIPDAUAG Level-2-260C-1 YEAR
& no Sb/Br)
29002
Green (RoHS CU NIPDAUAG Level-2-260C-1 YEAR
& no Sb/Br)
29002
Green (RoHS
& no Sb/Br)
CU NIPDAU
CU NIPDAU
CU NIPDAU
CU NIPDAU
CU NIPDAU
CU NIPDAU
CU NIPDAU
CU NIPDAU
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
N / A for Pkg Type
29002
UCC29002DR/1
UCC29002DR/1G4
UCC29002DRG4
UCC29002P
SOIC
D
Green (RoHS
& no Sb/Br)
290021
290021
29002
SOIC
D
Green (RoHS
& no Sb/Br)
SOIC
D
Green (RoHS
& no Sb/Br)
PDIP
P
Pb-Free
(RoHS)
UCC29002P
UCC29002P
39002
UCC29002PE4
UCC39002D
PDIP
P
50
Pb-Free
(RoHS)
N / A for Pkg Type
SOIC
D
75
Green (RoHS
& no Sb/Br)
Level-1-260C-UNLIM
Level-1-260C-UNLIM
UCC39002DG4
UCC39002DGK
SOIC
D
75
Green (RoHS
& no Sb/Br)
0 to 70
39002
VSSOP
DGK
80
Green (RoHS CU NIPDAUAG Level-2-260C-1 YEAR
& no Sb/Br)
0 to 70
39002
Addendum-Page 1
PACKAGE OPTION ADDENDUM
www.ti.com
11-Apr-2013
Orderable Device
Status Package Type Package Pins Package
Eco Plan Lead/Ball Finish
MSL Peak Temp
Op Temp (°C)
0 to 70
Top-Side Markings
Samples
Drawing
Qty
(1)
(2)
(3)
(4)
UCC39002DGKG4
UCC39002DGKR
UCC39002DGKRG4
UCC39002DR
ACTIVE
VSSOP
VSSOP
VSSOP
SOIC
DGK
8
8
8
8
8
8
8
80
Green (RoHS CU NIPDAUAG Level-2-260C-1 YEAR
& no Sb/Br)
39002
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
DGK
DGK
D
2500
2500
2500
2500
50
Green (RoHS CU NIPDAUAG Level-2-260C-1 YEAR
& no Sb/Br)
0 to 70
39002
Green (RoHS CU NIPDAUAG Level-2-260C-1 YEAR
& no Sb/Br)
0 to 70
39002
Green (RoHS
& no Sb/Br)
CU NIPDAU
CU NIPDAU
CU NIPDAU
CU NIPDAU
Level-1-260C-UNLIM
Level-1-260C-UNLIM
N / A for Pkg Type
N / A for Pkg Type
0 to 70
39002
UCC39002DRG4
UCC39002P
SOIC
D
Green (RoHS
& no Sb/Br)
0 to 70
39002
PDIP
P
Pb-Free
(RoHS)
0 to 70
UCC39002P
UCC39002P
UCC39002PE4
PDIP
P
50
Pb-Free
(RoHS)
0 to 70
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability
information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that
lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between
the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight
in homogeneous material)
(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4)
Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a
continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.
Addendum-Page 2
PACKAGE OPTION ADDENDUM
www.ti.com
11-Apr-2013
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
Addendum-Page 3
PACKAGE MATERIALS INFORMATION
www.ti.com
29-May-2013
TAPE AND REEL INFORMATION
*All dimensions are nominal
Device
Package Package Pins
Type Drawing
SPQ
Reel
Reel
A0
B0
K0
P1
W
Pin1
Diameter Width (mm) (mm) (mm) (mm) (mm) Quadrant
(mm) W1 (mm)
UCC29002DGKR
UCC29002DR
VSSOP
SOIC
DGK
D
8
8
8
8
8
2500
2500
2500
2500
2500
330.0
330.0
330.0
330.0
330.0
12.4
12.4
12.4
12.4
12.4
5.3
6.4
6.4
5.3
6.4
3.4
5.2
5.2
3.4
5.2
1.4
2.1
2.1
1.4
2.1
8.0
8.0
8.0
8.0
8.0
12.0
12.0
12.0
12.0
12.0
Q1
Q1
Q1
Q1
Q1
UCC29002DR/1
UCC39002DGKR
UCC39002DR
SOIC
D
VSSOP
SOIC
DGK
D
Pack Materials-Page 1
PACKAGE MATERIALS INFORMATION
www.ti.com
29-May-2013
*All dimensions are nominal
Device
Package Type Package Drawing Pins
SPQ
Length (mm) Width (mm) Height (mm)
UCC29002DGKR
UCC29002DR
VSSOP
SOIC
DGK
D
8
8
8
8
8
2500
2500
2500
2500
2500
366.0
367.0
367.0
366.0
367.0
364.0
367.0
367.0
364.0
367.0
50.0
35.0
35.0
50.0
35.0
UCC29002DR/1
UCC39002DGKR
UCC39002DR
SOIC
D
VSSOP
SOIC
DGK
D
Pack Materials-Page 2
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other
changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest
issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and
complete. All semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale
supplied at the time of order acknowledgment.
TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms
and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary
to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily
performed.
TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and
applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide
adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or
other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information
published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or
endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the
third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration
and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered
documentation. Information of third parties may be subject to additional restrictions.
Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service
voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice.
TI is not responsible or liable for any such statements.
Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements
concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support
that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which
anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause
harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use
of any TI components in safety-critical applications.
In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to
help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and
requirements. Nonetheless, such components are subject to these terms.
No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties
have executed a special agreement specifically governing such use.
Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in
military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components
which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and
regulatory requirements in connection with such use.
TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of
non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.
Products
Applications
Audio
www.ti.com/audio
amplifier.ti.com
dataconverter.ti.com
www.dlp.com
Automotive and Transportation www.ti.com/automotive
Communications and Telecom www.ti.com/communications
Amplifiers
Data Converters
DLP® Products
DSP
Computers and Peripherals
Consumer Electronics
Energy and Lighting
Industrial
www.ti.com/computers
www.ti.com/consumer-apps
www.ti.com/energy
dsp.ti.com
Clocks and Timers
Interface
www.ti.com/clocks
interface.ti.com
logic.ti.com
www.ti.com/industrial
www.ti.com/medical
Medical
Logic
Security
www.ti.com/security
Power Mgmt
Microcontrollers
RFID
power.ti.com
Space, Avionics and Defense
Video and Imaging
www.ti.com/space-avionics-defense
www.ti.com/video
microcontroller.ti.com
www.ti-rfid.com
www.ti.com/omap
OMAP Applications Processors
Wireless Connectivity
TI E2E Community
e2e.ti.com
www.ti.com/wirelessconnectivity
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2013, Texas Instruments Incorporated
相关型号：
©2020 ICPDF网 联系我们和版权申明