WM8214SCDR [WOLFSON]
40MSPS 16 BIT CCD DIGITISER; 40MSPS 16位CCD数字化仪
| 型号： | WM8214SCDR |
| 厂家： | 
WOLFSON MICROELECTRONICS PLC |
| 描述： | 40MSPS 16 BIT CCD DIGITISER |
| 文件： | 总35页 (文件大小：441K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
WM8214
w
40MSPS 16-bit CCD Digitiser
DESCRIPTION
FEATURES
•
•
•
•
•
•
•
•
•
•
16-bit ADC
The WM8214 is a 16-bit analogue front end/digitiser IC
which processes and digitises the analogue output signals
from CCD sensors or Contact Image Sensors (CIS) at pixel
sample rates of up to 40MSPS.
40MSPS conversion rate
Low power – 390mW typical
3.3V single supply operation
Single, 2 or 3 channel operation
Correlated double sampling
The device includes three analogue signal processing
channels each of which contains Reset Level Clamping,
Correlated Double Sampling and Programmable Gain and
Offset adjust functions. Three multiplexers allow single
channel processing. The output from each of these
channels is time multiplexed into a single high-speed 16-bit
Analogue to Digital Converter. The digital output data is
available in 8-bit wide multiplexed format and there is also
an optional single byte output mode, or 4-bit multiplexed
LEGACY mode.
Programmable gain (9-bit resolution)
Programmable offset adjust (8-bit resolution)
Flexible clamp control with programmable clamp voltage
Flexible timing, can be made compatible with WM819X
and WM815X parts.
•
•
•
•
•
•
8-bit wide multiplexed data output format
8-bit only output mode
An internal 4-bit DAC is supplied for internal reference level
generation. This may be used during CDS to reference CIS
signals or during Reset Level Clamping to clamp CCD
signals. An external reference level may also be supplied.
ADC references are generated internally, ensuring optimum
performance from the device.
4-bit LEGACY multiplexed nibble mode
Internally generated voltage references
28-pin SSOP package, pin compatible with WM8199
Serial control interface
APPLICATIONS
Using an analogue supply voltage of 3.3V and a digital
interface supply of 3.3V, the WM8214 typically only
consumes 390mW.
•
•
•
•
High speed USB2.0 compatible scanners
Multi-function peripherals
High-performance CCD sensor interface
Digital Copiers
BLOCK DIAGRAM
VRLC/VBIAS
RSMP VSMP
MCLK
AVDD
DVDD1 DVDD2
VRT VRX VRB
w
CLMP RS VS
TIMING CONTROL
WM8214
VREF/BIAS
R
8
M
U
X
OFFSET
DAC
OEB
G
B
RINP
RLC
RLC
CDS
CDS
PGA
9
+
+
+
+
I/P SIGNAL
POLARITY
ADJUST
R
G
B
M
U
X
OP[0]
OP[1]
OP[2]
OP[3]
OP[4]
OP[5]
DATA
O/P
PORT
16-
BIT
ADC
M
U
X
GINP
BINP
PGA
9
8
OFFSET
DAC
I/P SIGNAL
POLARITY
ADJUST
OP[6]
OP[7]/SDO
RLC
CDS
+
PGA
9
+
8
OFFSET
DAC
I/P SIGNAL
POLARITY
ADJUST
CONFIGURABLE
SERIAL
CONTROL
SEN
SCK
SDI
RLC
DAC
4
INTERFACE
DGND
AGND1
AGND2
WOLFSON MICROELECTRONICS plc
Product Preview, March 2004, Rev 1.6
w :: www.wolfsonmicro.com
Copyright 2004 Wolfson Microelectronics plc.
WM8214
Product Preview
TABLE OF CONTENTS
Description..........................................................................................................................................1
Features..............................................................................................................................................1
APPLICATIONS..................................................................................................................................1
BLOCK DIAGRAM..............................................................................................................................1
table of contents .................................................................................................................................2
Pin Configuration ................................................................................................................................3
Ordering Information...........................................................................................................................3
Pin Description....................................................................................................................................4
Absolute Maximum Ratings................................................................................................................5
Recommended Operating Conditions ................................................................................................5
Electrical Characteristics ....................................................................................................................6
INPUT VIDEO SAMPLING .............................................................................................................8
SERIAL INTERFACE....................................................................................................................10
DEVICE DESCRIPTION...................................................................................................................11
INTRODUCTION ..........................................................................................................................11
INPUT SAMPLING........................................................................................................................11
RESET LEVEL CLAMPING (RLC) ...............................................................................................12
CDS/NON-CDS PROCESSING....................................................................................................14
Offset Adjust and Programmable Gain.........................................................................................15
ADC INPUT BLACK LEVEL ADJUST...........................................................................................16
OVERall signal flow summary.......................................................................................................17
CALCULATING THE OUTPUT CODE FOR A GIVEN INPUT .....................................................18
OUTPUT FORMATS.....................................................................................................................19
References....................................................................................................................................19
Power Management......................................................................................................................19
line-by-line operation.....................................................................................................................20
Control Interface ...........................................................................................................................20
LEGACY MODE INFORMATION .................................................................................................22
LEGACY: OPERATING MODES..................................................................................................23
LEGACY: MODE TIMING DIAGRAMS.........................................................................................24
device configuration..........................................................................................................................27
REGISTER MAP...........................................................................................................................27
Register Map Description..............................................................................................................28
applications information....................................................................................................................33
RECOMMENDED EXTERNAL COMPONENTS ..........................................................................33
recommended external component values...................................................................................33
package dimensions.........................................................................................................................34
IMPORTANT NOTICE......................................................................................................................35
PP Rev 1.6 March 2004
w
2
Product Preview
WM8214
PIN CONFIGURATION
RINP
AGND2
DVDD1
OEB
1
28
27
26
25
24
23
22
21
20
19
18
17
16
15
GINP
2
BINP
3
VRLC/VBIAS
VRX
4
VSMP
RSMP
MCLK
DGND
SEN
5
VRT
6
VRB
7
AGND1
AVDD
OP[7]/SDO
OP[6]
8
9
DVDD2
SDI
10
11
12
13
14
OP[5]
SCK
OP[4]
OP[0]
OP[1]
OP[3]
OP[2]
ORDERING INFORMATION
MOISTURE
SENSITIVITY LEVEL
PEAK SOLDERING
TEMPERATURE
DEVICE
TEMP. RANGE
0 to 70oC
PACKAGE
240oC
WM8214CDS
WM8214CDS/R
28-pin SSOP
MSL1
MSL1
28-pin SSOP
(tape and reel)
28-pin SSOP
240oC
0 to 70oC
260oC
260oC
WM8214SCDS
0 to 70oC
0 to 70oC
MSL1
MSL1
(lead free)
28-pin SSOP
WM8214SCDS/R
(lead free, tape and reel)
Note:
Reel quantity = 2,000
PP Rev 1.6 March 2004
3
w
WM8214
Product Preview
PIN DESCRIPTION
PIN
1
NAME
RINP
TYPE
Analogue input
Supply
DESCRIPTION
Red channel input video.
Analogue ground reference.
2
AGND2
DVDD1
3
Supply
Digital supply for logic and clock generator. This must be operated at the same
potential as AVDD.
4
OEB
Digital input
Output Hi-Z control, all digital outputs disabled when register bit OEB = 1 or register
bit OPD = 1.
5
6
VSMP
RSMP
MCLK
DGND
SEN
Digital input
Digital input
Digital input
Supply
Video sample timing pulse.
Reset sample timing pulse (also used for RLC control).
Master (ADC) clock. This determines the ADC conversion rate.
Digital ground reference.
7
8
9
Digital input
Supply
Enables the serial interface when high.
Digital supply, all digital I/O pins.
Serial data input.
10
11
12
DVDD2
SDI
Digital input
Digital input
SCK
Serial clock.
Digital multiplexed output data bus.
ADC output data (d15:d0) is available in multiplexed format as shown. See ‘Output
Formats’ description in Device Description section for details of other output modes.
A
B
13
14
15
16
17
18
19
20
OP[0]
OP[1]
Digital output
Digital output
Digital output
Digital output
Digital output
Digital output
Digital output
Digital output
d8
d0
d1
d2
d3
d4
d5
d6
d7
d9
OP[2]
d10
d11
d12
d13
d14
d15
OP[3]
OP[4]
OP[5]
OP[6]
OP[7]/SDO
Alternatively, pin OP[7]/SDO may be used to output register read-back data when
register bit OEB = 0, OPD = 0 and SEN has been pulsed high. See Serial Interface
description in Device Description section for further details.
21
22
23
AVDD
AGND1
VRB
Supply
Supply
Analogue supply. This must be operated at the same potential as DVDD1.
Analogue ground reference.
Analogue output Lower reference voltage.
This pin must be connected to AGND via a decoupling capacitor.
Analogue output Upper reference voltage.
This pin must be connected to AGND via a decoupling capacitor.
Analogue output Input return bias voltage.
This pin must be connected to AGND via a decoupling capacitor.
24
25
26
VRT
VRX
VRLC/VBIAS
Analogue I/O
Selectable analogue output voltage for RLC or single-ended bias reference.
This pin would typically be connected to AGND via a decoupling capacitor.
VRLC can be externally driven if programmed Hi-Z.
27
28
BINP
GINP
Analogue input
Analogue input
Blue channel input video.
Green channel input video.
PP Rev 1.6 March 2004
w
4
Product Preview
WM8214
ABSOLUTE MAXIMUM RATINGS
Absolute Maximum Ratings are stress ratings only. Permanent damage to the device may be caused by continuously operating at
or beyond these limits. Device functional operating limits and guaranteed performance specifications are given under Electrical
Characteristics at the test conditions specified.
ESD Sensitive Device. This device is manufactured on a CMOS process. It is therefore generically susceptible
to damage from excessive static voltages. Proper ESD precautions must be taken during handling and storage
of this device.
Wolfson tests its package types according to IPC/JEDEC J-STD-020B for Moisture Sensitivity to determine acceptable storage
conditions prior to surface mount assembly. These levels are:
MSL1 = unlimited floor life at <30°C / 85% Relative Humidity. Not normally stored in moisture barrier bag.
MSL2 = out of bag storage for 1 year at <30°C / 60% Relative Humidity. Supplied in moisture barrier bag.
MSL3 = out of bag storage for 168 hours at <30°C / 60% Relative Humidity. Supplied in moisture barrier bag.
CONDITION
MIN
MAX
Analogue supply voltage: AVDD
Digital supply voltages: DVDD1 − 2
Digital ground: DGND
GND - 0.3V
GND - 0.3V
GND - 0.3V
GND - 0.3V
GND - 0.3V
GND - 0.3V
GND - 0.3V
GND + 5V
GND + 5V
GND + 0.3V
GND + 0.3V
DVDD2 + 0.3V
AVDD + 0.3V
AVDD + 0.3V
Analogue grounds: AGND1 − 2
Digital inputs, digital outputs and digital I/O pins
Analogue inputs (RINP, GINP, BINP)
Other pins
°
°
Operating temperature range: TA
Storage temperature after soldering
Notes:
0 C
+70 C
°
°
-65 C
+150 C
1.
2.
GND denotes the voltage of any ground pin.
AGND1, AGND2 and DGND pins are intended to be operated at the same potential. Differential voltages
between these pins will degrade performance.
RECOMMENDED OPERATING CONDITIONS
CONDITION
SYMBOL
TA
MIN
0
TYP
MAX
70
UNITS
Operating temperature range
Analogue supply voltage
Digital core supply voltage
Digital I/O supply voltage
Notes:
°C
V
AVDD
DVDD1
DVDD2
2.97
2.97
1.8
3.3
3.3
3.3
3.63
3.63
3.63
V
V
1. DVDD2 should not be operated at a higher potential than DVDD1.
PP Rev 1.6 March 2004
5
w
WM8214
Product Preview
ELECTRICAL CHARACTERISTICS
Test Conditions
AVDD = DVDD1 = DVDD2 = 2.97 to 3.63V, AGND = DGND = 0V, TA = 0 to 70°C, MCLK = 40MHz unless otherwise stated.
PARAMETER
SYMBOL
TEST
MIN
TYP
MAX
UNIT
CONDITIONS
Overall System Specification (including 16-bit ADC, PGA, Offset and CDS functions)
Conversion rate
40
MSPS
Vp-p
Vp-p
Vp-p
Vp-p
V
Full-scale input voltage range
(see Note 1)
LOWREFS=0, Max Gain
LOWREFS=0, Min Gain
LOWREFS=1, Max Gain
LOWREFS=1, Min Gain
0.25
3.03
0.15
1.82
Input signal limits (see Note 2)
Full-scale transition error
VIN
AGND-0.3
AVDD+0.3
Gain = 0dB;
PGA[7:0] = 4B(hex)
20
20
mV
Zero-scale transition error
Gain = 0dB;
mV
PGA[7:0] = 4B(hex)
Differential non-linearity
Integral non-linearity
DNL
INL
TBD
TBD
1%
LSB
LSB
Channel to channel gain matching
Total output noise
%
Min Gain
Max Gain
TBD
LSB rms
LSB rms
References
Upper reference voltage
VRT
VRB
LOWREFS=0
LOWREFS=1
LOWREFS=0
LOWREFS=1
2.05
1.85
1.05
1.25
1.11
1.0
V
V
Lower reference voltage
Input return bias voltage
VRX
VRTB
V
V
Diff. reference voltage (VRT-VRB)
LOWREFS=0
LOWREFS=1
0.6
Output resistance VRT, VRB, VRX
1
Ω
Reset-Level Clamp (RLC) circuit/ Reference Level DAC
RLC switching impedance
50
2
Ω
mA
Ω
VRLC short-circuit current
VRLC output resistance
2
VRLC Hi-Z leakage current
Reference RLCDAC resolution
Reference RLCDAC step size
VRLC = 0 to AVDD
1
µA
4
bits
V/step
VRLCSTEP
AVDD=3.3V
0.173
RLCDACRNG=0
RLCDACRNG=1
Reference RLCDAC step size
VRLCSTEP
VRLCBOT
0.11
0.4
V/step
V
Reference RLCDAC output
voltage at code 0(hex)
AVDD=3.3V,
RLCDACRNG=0
Reference RLCDAC output
voltage at code 0(hex)
VRLCBOT
VRLCTOP
VRLCTOP
RLCDACRNG=1
0.4
3.0
V
V
Reference RLCLDAC output
voltage at code F(hex)
AVDD=3.3V,
RLCDACRNG=0
Reference RLCDAC output
voltage at code F(hex)
RLCDACRNG = 1
2.05
V
VRLC deviation
-50
+50
mV
Notes:
1.
Full-scale input voltage denotes the peak input signal amplitude that can be gained to match the ADC full-scale
input range.
2.
Input signal limits are the limits within which the full-scale input voltage signal must lie.
PP Rev 1.6 March 2004
6
w
Product Preview
WM8214
Test Conditions
AVDD = DVDD1 = DVDD2 = 2.97 to 3.63V, AGND = DGND = 0V, TA = 0 to 70°C, MCLK = 40MHz unless otherwise stated.
PARAMETER
SYMBOL
TEST
MIN
TYP
MAX
UNIT
CONDITIONS
Offset DAC, Monotonicity Guaranteed
Resolution
8
bits
LSB
Differential non-linearity
Integral non-linearity
Step size
DNL
0.1
0.5
1
INL
0.25
2.04
-260
+260
LSB
mV/step
mV
Output voltage
Code 00(hex)
Code FF(hex)
mV
Programmable Gain Amplifier
Resolution
9
bits
V/V
7.34
Gain equation
0.66 +
* PGA[8 : 0]
511
Max gain, each channel
Min gain, each channel
Gain error, each channel
Analogue to Digital Converter
Resolution
GMAX
GMIN
8
V/V
V/V
%
0.66
1
16
40
2
bits
MSPS
V
Speed
Full-scale input range
(2*(VRT-VRB))
LOWREFS=0
LOWREFS=1
1.2
V
DIGITAL SPECIFICATIONS
Digital Inputs
High level input voltage
Low level input voltage
High level input current
Low level input current
Input capacitance
VIH
VIL
IIH
0.7 DVDD2
V
0.2 DVDD2
V
1
1
µA
µA
pF
IIL
CI
5
Digital Outputs
High level output voltage
Low level output voltage
High impedance output current
Digital IO Pins
VOH
VOL
IOZ
IOH = 1mA
IOL = 1mA
DVDD2 - 0.5
V
V
0.5
1
µA
Applied high level input voltage
Applied low level input voltage
High level output voltage
Low level output voltage
Low level input current
High level input current
Input capacitance
VIH
VIL
VOH
VOL
IIL
0.7 DVDD2
DVDD2 - 0.5
V
V
0.2 DVDD2
IOH = 1mA
IOL = 1mA
V
0.5
1
V
µA
µA
pF
µA
IIH
1
CI
5
High impedance output current
Supply Currents
IOZ
1
Total supply current − active
(Three channel mode)
118
20
mA
Supply current − full power down
µA
mode
PP Rev 1.6 March 2004
7
w
WM8214
Product Preview
INPUT VIDEO SAMPLING
Figure 1 Three-channel CDS Input Video Timing
Figure 2 Two-channel CDS Input Video Timing
PP Rev 1.6 March 2004
8
w
Product Preview
WM8214
Figure 3 Single-channel CDS Input Video Timing
Notes:
1. The relationship between input video and sampling is controlled by VSMP and RSMP.
2. When VSMP is high the input video signal is connected to the Video sampling capacitors.
3. When RSMP is high the input video signal is connected to the Reset sampling capacitors.
4. RSMP must not go high before the first falling edge of MCLK after VSMP goes low.
5. It is required that the falling edge of VSMP should occur before the rising edge of MCLK.
6. In 1-channel CDS mode it is not possible to have a equally spaced Video and Reset sample points with a 40MHz
MCLK.
7. Non-CDS operation is also possible; RSMP is not required in this mode.
Test Conditions
AVDD = DVDD1 = DVDD2 = 2.97 to 3.63V, AGND = DGND = 0V, TA = 0 to 70°C, MCLK = 40MHz unless otherwise stated.
PARAMETER
SYMBOL
TEST CONDITIONS
MIN
TYP
MAX
UNITS
MCLK period
tPER
25
ns
MCLK high period
tMCLKH
tMCLKL
tVSD
11.3
12.5
12.5
ns
ns
ns
ns
ns
ns
ns
ns
ns
MCLK low period
11.3
5
RSMP pulse high time
VSMP pulse high time
tRSD
5
RSMP falling to VSMP rising time
MCLK rising to VSMP rising time
MCLK falling to VSMP falling time
VSMP falling to MCLK rising time
1st MCLK falling edge after VSMP falling
to RSMP rising time
tRSVS
0
tMRVSR
tMFVSF
tVSFMR
tMF1RS
3
5
1
1
3-channel mode pixel rate
2-channel mode pixel rate
1-channel mode pixel rate
Output propagation delay
Notes:
tPR3
tPR2
tPR1
tPD
75
50
25
ns
ns
ns
ns
10
1.
Parameters are measured at 50% of the rising/falling edge.
PP Rev 1.6 March 2004
9
w
WM8214
Product Preview
SERIAL INTERFACE
tSPER
tSCKL tSCKH
SCK
tSSU
tSH
SDI
SEN
SDO
tSCE
tSEW tSEC
tSCRDZ
LSB
tSERD
tSCRD
ADC
DATA
ADC DATA
MSB
REGISTER DATA
Figure 4 Serial Interface Timing
Test Conditions
AVDD = DVDD1 = DVDD2 = 2.97 to 3.63V, AGND = DGND = 0V, TA = 0 to 70°C unless otherwise stated.
PARAMETER
SYMBOL
TEST CONDITIONS
MIN
TYP
MAX
UNITS
SCK period
tSPER
83.3
ns
SCK high
tSCKH
tSCKL
tSSU
37.5
37.5
6
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
SCK low
SDI set-up time
SDI hold time
tSH
6
SCK to SEN set-up time
SEN to SCK set-up time
SEN pulse width
tSCE
12
12
60
tSEC
tSEW
tSERD
tSCRD
tSCRDZ
SEN low to SDO = Register data
SCK low to SDO = Register data
SCK low to SDO = ADC data
30
30
30
Note:
1. Parameters are measured at 50% of the rising/falling edge
PP Rev 1.6 March 2004
10
w
Product Preview
WM8214
DEVICE DESCRIPTION
INTRODUCTION
A block diagram of the device showing the signal path is presented on the front page of this
datasheet.
The WM8214 samples up to three inputs (RINP, GINP and BINP) simultaneously. The device then
processes the sampled video signal with respect to the video reset level or an internally/externally
generated reference level using between one and three processing channels.
Each processing channel consists of an Input Sampling block with optional Reset Level Clamping
(RLC) and Correlated Double Sampling (CDS), an 8-bit programmable offset DAC and a 9-bit
Programmable Gain Amplifier (PGA).
The ADC then converts each resulting analogue signal to a 16-bit digital word. The digital output from
the ADC is presented on an 8-bit wide bus.
On-chip control registers determine the configuration of the device, including the offsets and gains
applied to each channel. These registers are programmable via a serial interface.
The WM8214 has been designed to have a high degree of compatibility with previous generations of
Wolfson AFEs. By setting the LEGACY register bit the device adopts the same timing as the
WM819x and WM815x families of AFEs. The control interface is also compatible.
INPUT SAMPLING
The WM8214 can sample and process one to three inputs through one to three processing channels
as follows:
Colour Pixel-by-Pixel: The three inputs (RINP, GINP and BINP) are simultaneously sampled for
each pixel and a separate channel processes each input. The signals are then multiplexed into the
ADC, which converts all three inputs within the pixel period.
Two Channel Pixel-by-pixel: Two input channels (RINP and GINP) are simultaneously sampled for
each pixel and a separate channel processes each input. The signals are then multiplexed into the
ADC, which converts both inputs within the pixel period. The unused Blue channel is powered down
when this mode is selected.
Monochrome: A single chosen input (RINP, GINP, or BINP) is sampled, processed by the
corresponding channel, and converted by the ADC. The choice of input and channel can be changed
via the control interface, e.g. on a line-by-line basis if required. The unused channels are powered
down when this mode is selected.
Colour Line-by-Line: A single input (RINP) is sampled and multiplexed into the red channel for
processing before being converted by the ADC. The registers which are applied to the PGA and
Offset DAC can be switched in turn (RINP → GINP → BINP → RINP…) by applying pulses to the
RSMP pin. This is known as auto-cycling. Alternatively, other sequences can be generated via the
control registers. This mode causes the unused blue and green channels to be powered down. Refer
to the Line-by-Line Operation section for more details.
PP Rev 1.6 March 2004
11
w
WM8214
Product Preview
RESET LEVEL CLAMPING (RLC)
To ensure that the signal applied to the WM8214 lies within the supply voltage range (0V to AVDD)
the output signal from a CCD is usually level shifted by coupling through a capacitor, CIN. The RLC
circuit clamps the WM8214 side of this capacitor to a suitable voltage through a CMOS switch during
the CCD reset period. In order for clamping to produce sensible results the input voltage during the
clamping must be a consistent value.
The WM8214 allows the user to control the RLC switch in a variety of ways as illustrated in Figure 5.
This figure shows a single channel, however all 3 channels are identical, each with its own clamp
switch controlled by the common CLMP signal.
The method of control chosen depends upon the characteristics of the input video. The RLCEN
register bit must be set to 1 to enable clamping, otherwise the RLC switch cannot be closed (by
default RLCEN=1).
MCLK RSMP VSMP
LEGACY
TIMING
MCLK
VSMP
CL
RINP
0
or
GINP
or
RLC/ACYC
1
CIN
BINP
1
0
CLMP
RLC
switch
1
0
closed=
50 Ohm
CONTROL
INTERFACE
CLAMPCTRL
ACYC
LINEBYLINE
LEGACY
RLCEN
VRLC/
VBIAS
4-BIT
CDAC
CDAC[4:0]
CDACEN
EN
Figure 5 RLC Clamp Control Options
When an input waveform has a stable reference level on every pixel it may be desirable to clamp
every pixel during this period. Setting CLMPCTRL=1 means that the RLC switch is closed whenever
the RSMP input pin is high, as shown in Figure 6.
reference
("black") level
INPUT VIDEO
SIGNAL
video level
MCLK
VSMP
RSMP
Video sample taken on
fallling edge of VSMP
Reset/reference sample taken
on fallling edge of RSMP
RLC switch control
"CLMP"
RLC switch closed
when RSMP=1
(RLCEN=1,CLMPCTRL=0)
Figure 6 Reset Level Clamp Operation (CLMPCTRL=0), CDS operation shown, non-CDS also possible
PP Rev 1.6 March 2004
12
w
Product Preview
WM8214
In situations where the input video signal does not have a stable reference level it may be necessary
to clamp only during those pixels which have a known state (e.g. the dummy, or “black” pixels at the
start or end of a line most image sensors). This is known as line-clamping and relies on the input
capacitor to hold the DC level between clamp intervals. In non-CDS mode (CDS=0) this can be done
directly by controlling the RSMP input pin to go high during the black pixels only.
Alternatively it is possible to use RSMP to identify the black pixels and enable the clamp at the same
time as the input is being sampled (i.e. when VSMP is high and RSMP is high). This mode is
enabled by setting CLMPCTRL=1 and the operation is shown in Figure 7.
unstable
reference level
dummy or
"black" pixel
INPUT VIDEO
SIGNAL
MCLK
VSMP
RSMP
video level
Video and reference sample
taken on fallling edge of VSMP
RLC switch closed when RSMP=1 &&
VSMP=1 (during "black" pixels)
RLC switch control,
"CLMP"
(RLCEN=1,CLMPCTRL=1)
Figure 7 Reset Level Clamp Operation (CLMPCTRL=1), non-CDS mode only
When in LEGACY mode all timing, including the RLC switch timing, is derived from MCLK and
VSMP. MCLK operates at double the ADC conversion rate and VSMP determines the sample rate of
the device.
Reset Level Clamping in LEGACY mode is only possible in CDS mode and the time at which the
clamp switch is closed is concurrent with the reset sample period, RS, as shown in Figure 8. RLC
can be enabled on a pixel by pixel basis under control of the RSMP input pin. If RSMP is high when
VSMP is high and is sampled by MCLK then clamping will be enabled for that input sample at the
time determined by CDSREF[1:0]. If RSMP is low at this point then the RLC switch will not be closed
for that input sample. If RLC is required on every pixel then the RSMP pin can be constantly held
high in LEGACY mode.
MCLK
tLVSMPSU
tLVSMPH
VSMP
Video sample on
falling edge of VS
Video Sample, "VS"
Reset sample on
falling edge of RS
Reset Sample, "RS"
(CDS=1, CDSREF=00 )
Reset sample on
falling edge of RS
Reset Sample, "RS"
(CDS=1, CDSREF=01 )
Reset sample on
falling edge of RS
Reset Sample, "RS"
(CDS=1, CDSREF=10 )
Reset sample on
falling edge of RS
Reset Sample, "RS"
(CDS=1, CDSREF=11)
tLRSMPSU
tLRSMPH
x x x x x x x
x
x x x x x x x x x x x x x x x x x x x x x x x x x x x x x x x x x x x x x x x x x x x x x x x x x x x x x
RSMP
RLC switch control, "CL"
(CDSREF=00 )
RLC sw closed
if RSMP=1
RLC switch control, "CL"
(CDSREF=00 )
RLC sw closed
if RSMP=1
RLC switch control, "CL"
(CDSREF=00 )
RLC sw closed
if RSMP=1
RLC switch control, "CL"
(CDSREF=00 )
RLC sw closed
if RSMP=1
Figure 8 LEGACY Mode RLC and Sampling (LEGACY=1)
PP Rev 1.6 March 2004
13
w
WM8214
Product Preview
Table 1 summarises the various options for control of the Reset Level Clamp switch.
RLCEN LEGACY CLAMPCTRL LINEBYLINE
&&ACYC
OUTCOME
USE
RLC is not enabled. RLC switch is always open.
When input is DC coupled and
within supply rails.
0
X
X
X
RLC switch is controlled directly from RSMP input
pin:
When ASIC explicitly provides
a reset sample signal and the
input video waveform has a
suitable reset level.
1
0
0
X
RSMP=0: switch is open
RMSP=1: switch is closed
VSMP applied as normal, RSMP is used to indicate
the location of black pixels
When you wish to clamp during
the video period of black pixels
or there is no stable per-pixel
reference level.
1
1
0
1
1
X
X
RLC switch is controlled by logical combination of
RSMP and VSMP:
RSMP && VSMP = 0: switch is open
RSMP && VSMP = 1: switch is closed
LEGACY mode RLC works in the same fashion as
the WM819x series, where the RSMP pin is
When using the LEGACY
timing mode.
X
equivalent to the RLC/ACYC pin on those devices.
The reset sample clock which is generated by the
LEGACY internal timing generator is gated with the
RSMP pin to produce the RLC control signal CL
(see Figure 8) :
CL=0: clamp switch open
CL=1: clamp switch closed
In this mode the RSMP pin is used to control auto-
cycling so can’t be used for clamp control.
When auto-cycling in LEGACY
mode.
X
1
0
1
1
Register bit CLAMPCTRL controls whether RLC is
enabled or not.
CLAMPCTRL=0, RLC is disabled
CLAMPCTRL=1, RLC is enabled and
every pixel will be clamped during the
control signal CL (see Figure 8).
Table 1 Reset Level Clamp Control Summary
CDS/NON-CDS PROCESSING
For CCD type input signals, containing a fixed reference/rest level, the signal may be processed
using Correlated Double Sampling (CDS), which will remove pixel-by-pixel common mode noise.
With CDS processing the input waveform is sampled at two different points in time for each pixel,
once during the reference/reset level and once during the video level. To sample using CDS, register
bit CDS must be set to 1 (default). This causes the signal reference to come from the video reference
level as shown in Figure 9.
The video sample is always taken on the falling edge of the input VSMP signal (VS). In CDS-mode
the reset level is sampled on the falling edge of the RSMP input signal (RS).
For input signals that do not contain a reference/reset level (e.g. CIS sensor signals), non-CDS
processing is used (CDS=0). In this case, the video level is processed with respect to the voltage on
pin VRLC/VBIAS. The VRLC/VBIAS voltage is sampled at the same time as VSMP samples the
video level in this mode.
In LEGACY mode the input video signal is always sampled on the 1st rising edge of MCLK after
VSMP has gone low (VS) regardless of the operating mode. If in non-CDS mode (CDS=0) the
voltage on the VRLC/VBIAS pin is also sampled at this point. In CDS-mode (CDS=1) the position of
the reset sample (RS) can be varied, under control of the CDSREF[1:0] register bits, as shown in
Figure 8.
PP Rev 1.6 March 2004
14
w
Product Preview
WM8214
RINP
or
'Video'
sample
capacitor
VS
GINP
or
CIN
BINP
RS (if CDS=1) or
VS (if CDS=0)
CLMP
'Reference'
sample
capacitor
RLC
switch
CDS=1
CDS=0
closed=
50 Ohm
CONTROL
INTERFACE
CDS
VRLC/
VBIAS
4-BIT
CDAC[4:0]
CDACEN
CDAC
EN
Figure 9 CDS/non-CDS Input Configuration
OFFSET ADJUST AND PROGRAMMABLE GAIN
The output from the CDS block is a differential signal, which is added to the output of an 8-bit Offset
DAC to compensate for offsets and then amplified by a 9-bit PGA. The gain and offset for each
channel are independently programmable by writing to control bits DAC[7:0] and PGA[7:0].
The gain characteristic of the WM8214 PGA is shown in Figure 10. Figure 11 shows the maximum
device input voltage that can be gained up to match the ADC full-scale input range (default=2V).
In colour line-by-line mode the gain and offset coefficients for each colour can be multiplexed in order
(Red → Green → Blue → Red…) by pulsing the RSMP pin, or controlled via the ACYC and
INTM[1:0] bits. Refer to the Line-by-Line Operation section for more details.
PP Rev 1.6 March 2004
15
w
WM8214
Product Preview
3.5
3
8
Max i/p Voltage
LOWREFS=0
7
6
5
4
3
2
1
Max i/p Voltage
LOWREFS=1
2.5
2
1.5
1
0.5
0
0
0
128
256
384
512
0
128
256
384
512
Gain Code (PGA[8:0])
Gain Code (PGA[8:0])
Figure 10 PGA Gain Characteristic
Figure 11 Peak Input Voltage to Match ADC Full-scale Range
ADC INPUT BLACK LEVEL ADJUST
The output from the PGA can be offset to match the full-scale range of the differential ADC (2*[VRT-
VRB]).
For negative-going input video signals, a black level (zero differential) output from the PGA should be
offset to the top of the ADC range by setting register bits PGAFS[1:0]=10. This will give an output
code of FFFF (hex) from the WM8214 for zero input. If code zero is required for zero differential
input then the INVOP bit should be set.
For positive going input signals the black level should be offset to the bottom of the ADC range by
setting PGAFS[1:0]=11. This will give an output code of 0000 (hex) from the WM8214 for zero input.
Bipolar input video is accommodated by setting PGAFS[1:0]=00 or PGAFS[1:0]=01. Zero differential
input voltage gives mid-range ADC output, 7FFF (hex).
PP Rev 1.6 March 2004
16
w
Product Preview
WM8214
Figure 12 ADC Input Black Level Adjust Settings
OVERALL SIGNAL FLOW SUMMARY
Figure 13 represents the processing of the video signal through the WM8214.
OUTPUT
INVERT
BLOCK
INPUT
SAMPLING
BLOCK
OFFSET DAC PGA
ADC BLOCK
BLOCK
BLOCK
D2
x (65535/VFS
)
V1
V2
V3
D1
+0
if PGAFS[1:0]=11
+65535 if PGAFS[1:0]=10
+32768 if PGAFS[1:0]=0x
X
OP[7:0]
+
+
VIN
digital
analog
+
-
CDS = 1
CDS = 0
D2 = D1 if INVOP = 0
PGA gain
A= 0.66+PGA[8:0]x7.34/511
D2 = 65535-D1 if INVOP = 1
VRESET
VVRLC
Offset
DAC
260mV*(DAC[7:0]-127.5)/127.5
V
IN is RINP or GINP or BINP
VRESET is VIN sampled during reset clamp
RLC is voltage applied to VRLC/VBIAS pin
CDACPD=1
CDACPD=0
V
CDS, CDACPD,CDAC[3:0], DAC[7:0],
PGA[8:0], PGAFS[1:0] and INVOP are set
by programming internal control registers.
CDS=1 for CDS, 0 for non-CDS
RLC
DAC
See parametrics for
DAC voltages.
Figure 13 Overall Signal Flow
The INPUT SAMPLING BLOCK produces an effective input voltage V1. For CDS, this is the
difference between the input video level VIN and the input reset level VRESET. For non-CDS this is the
difference between the input video level VIN and the voltage on the VRLC/VBIAS pin, VVRLC
optionally set via the RLC DAC.
,
The OFFSET DAC BLOCK then adds the amount of fine offset adjustment required to move the
black level of the input signal towards 0V, producing V2.
The PGA BLOCK then amplifies the white level of the input signal to maximise the ADC range,
outputting voltage V3.
The ADC BLOCK then converts the analogue signal, V3, to a 16-bit unsigned digital output, D1.
The digital output is then inverted, if required, through the OUTPUT INVERT BLOCK to produce D2.
PP Rev 1.6 March 2004
17
w
WM8214
Product Preview
CALCULATING THE OUTPUT CODE FOR A GIVEN INPUT
The following equations describe the processing of the video and reset level signals through the
WM8214. The values of V1, V2 and V3 are often calculated in reverse order during device setup. The
PGA value is written first to set the input Voltage range, the Offset DAC is then adjusted
to compensate for any Black/Reset level offsets and finally the RLC DAC value is set to position the
reset level correctly during operation.
Note: Refer to Applications Note WAN0123 for detailed information on device calibration
procedures.
INPUT SAMPLING BLOCK: INPUT SAMPLING AND REFERENCING
If CDS = 1, (i.e. CDS operation) the previously sampled reset level, VRESET, is subtracted from the
input video.
V1
=
VIN - VRESET
Eqn. 1
If CDS = 0, (non-CDS operation) the simultaneously sampled voltage on pin VRLC is subtracted
instead.
V1
=
VIN - VVRLC
Eqn. 2
If RLCEXT = 1, VVRLC is an externally applied voltage on pin VRLC/VBIAS.
If RLCEXT = 0, VVRLC is the output from the internal RLC DAC.
VVRLC
=
(VRLCSTEP RLC DAC[3:0]) + VRLCBOT
Eqn. 3
VRLCSTEP is the step size of the RLC DAC and VRLCBOT is the minimum output of the RLC DAC.
OFFSET DAC BLOCK: OFFSET (BLACK-LEVEL) ADJUST
The resultant signal V1 is added to the Offset DAC output.
V2
=
V1 + {260mV (DAC[7:0]-127.5) } / 127.5
Eqn. 4
Eqn. 5
PGA NODE: GAIN ADJUST
The signal is then multiplied by the PGA gain.
V3
=
V2 (0.66 + PGA[8:0]x7.34/511)
ADC BLOCK: ANALOGUE-DIGITAL CONVERSION
The analogue signal is then converted to a 16-bit unsigned number, with input range configured by
PGAFS[1:0].
D1[15:0] = INT{ (V3 /VFS
D1[15:0] = INT{ (V3 /VFS
D1[15:0] = INT{ (V3 /VFS
)
)
)
65535} + 32767
65535}
PGAFS[1:0] = 00 or 01
PGAFS[1:0] = 11
Eqn. 6
Eqn. 7
Eqn. 8
65535} + 65535
PGAFS[1:0] = 10
where the ADC full-scale range, VFS = 2V when LOWREFS=0 and VFS = 1.2V when LOWREFS=1.
OUTPUT INVERT BLOCK: POLARITY ADJUST
The polarity of the digital output may be inverted by control bit INVOP.
D2[15:0] = D1[15:0] (INVOP = 0)
Eqn. 9
D2[15:0] = 65535 – D1[15:0] (INVOP = 1)
Eqn. 10
PP Rev 1.6 March 2004
18
w
Product Preview
WM8214
OUTPUT FORMATS
The output from the WM8214 can be presented in several different formats under control of the
OPFORM[1:0] register bits as shown in Figure 14.
MCLK
tPD
tPD
8-bit multiplexed
OP[7:0]
A
B
A
B
A
B
A
B
8-bit parallel
OP[7:0]
A
A
A
A
8-bit multiplexed (LEGACY=1)
OP[7:0]
A
B
A
B
8-bit parallel (LEGACY=1)
OP[7:0]
A
A
4-bit multiplexed (LEGACY=1)
OP[7:4]
A
B
C
D
A
B
C
D
Figure 14 Output Data Formats
OUTPUT
FORMAT
OPFORM[1:0] LEGACY
OUTPUT
PINS
OUTPUT
8+8-bit
multiplexed
00, 10
X
OP[7:0]
A = d15, d14, d13, d12, d11, d10, d9, d8
B = d7, d6, d5, d4, d3, d2, d1,d0
8-bit parallel
4+4+4+4-bit
(nibble)
01
11
X
1
OP[7:0]
OP[7:4]
A = d15, d14, d13, d12, d11, d10, d9, d8
A = d15, d14, d13, d12
B = d11, d10, d9, d8
C = d7, d6, d5, d4
D = d3, d2, d1, d0
Table 2 Details of Output Data Formats (as shown in Figure 14).
REFERENCES
The ADC reference voltages are derived from an internal bandgap reference, and buffered to pins
VRT and VRB, where they must be decoupled to ground. Pin VRX is driven by a similar buffer, and
also requires decoupling. The output buffer from the RLCDAC also requires decoupling at pin
VRLC/VBIAS.
POWER MANAGEMENT
Power management for the device is performed via the Control Interface. By default the device is
fully enabled. The EN bit allows the device to be fully powered down when set low. Individual blocks
can be powered down using the bits in Setup Register 5. When in MONO or TWOCHAN mode the
unused input channels are automatically disabled to reduce power consumption.
PP Rev 1.6 March 2004
19
w
WM8214
Product Preview
LINE-BY-LINE OPERATION
Certain linear sensors give colour output on a line-by-line basis. i.e. a full line of red pixels followed
by a line of green pixels followed by a line of blue pixels. Often the sensor will have only a single
output onto which these outputs are time multiplexed.
The WM8214 can accommodate this type of input by setting the LINEBYLINE register bit high.
When in this mode the green and blue input PGAs are disabled to save power. The analogue input
signal should be connected to the RINP pin. The offset and gain values that are applied to the Red
input channel can be selected, by internal multiplexers, to come from the Red, Green or Blue offset
and gain registers. This allows the gain and offset values for each of the input colours to be setup
individually at the start of a scan.
When register bit ACYC=0 the gain and offset multiplexers are controlled via the INTM[1:0] register
bits. When INTM=00 the red offset and gain control registers are used to control the Red input
channel, INTM=01 selects the green offset and gain registers and INTM=10 selects the blue offset
and gain registers to control the Red input channel.
When register bit ACYC=1, ‘auto-cycling’ is enabled, and the input channel switches to the next
offset and gain registers in the sequence when a pulse is applied to the RSMP input pin. The
sequence is Red → Green → Blue → Red… offset and gain registers applied to the single input
channel. A write to the Auto-cycle reset register (address 05h) will reset the sequence to a known
state (Red registers selected).
When auto-cycling is enabled, the RSMP pin cannot be used to control reset level clamping. The
CLMPCTRL bit may be used instead (enabled when high, disabled when low).
NB, when auto-cycling is enabled, the RSMP pin cannot be used for reset sampling (i.e. CDS must
be set to 0).
CONTROL INTERFACE
The internal control registers are programmable via the serial digital control interface. The register
contents can be read back via the serial interface on pin OP[7]/SDO.
Note: It is recommended that a software reset is carried out after the power-up sequence, before
writing to any other register. This ensures that all registers are set to their default values (as shown
in Table 4).
SERIAL INTERFACE: REGISTER WRITE
Figure 15 shows register writing in serial mode. Three pins, SCK, SDI and SEN are used. A six-bit
address (a5, 0, a3, a2, a1, a0) is clocked in through SDI, MSB first, followed by an eight-bit data
word (b7, b6, b5, b4, b3, b2, b1, b0), also MSB first. Each bit is latched on the rising edge of SCK.
When the data has been shifted into the device, a pulse is applied to SEN to transfer the data to the
appropriate internal register. Note all valid registers have address bit a4 equal to 0 in write mode.
SCK
a5
0
a3
a2
a1
a0
b7
b6
b5
b4
b3
b2
b1
b0
SDI
Address
Data Word
SEN
Figure 15 Serial Interface Register Write
A software reset is carried out by writing to Address “000100” with any value of data, (i.e. Data Word
= XXXXXXXX).
PP Rev 1.6 March 2004
20
w
Product Preview
WM8214
SERIAL INTERFACE: REGISTER READ-BACK
Figure 16 shows register read-back in serial mode. Read-back is initiated by writing to the serial bus
as described above but with address bit a4 set to 1, followed by an 8-bit dummy data word. Writing
address (a5, 1, a3, a2, a1, a0) will cause the contents (d7, d6, d5, d4, d3, d2, d1, d0) of
corresponding register (a5, 0, a3, a2, a1, a0) to be output MSB first on pin SDO (on the falling edge
of SCK). Note that pin SDO is shared with an output pin, OP[7], therefore OEB should always be
held low and the OPD register bit should be set low when register read-back data is expected on this
pin. The next word may be read in to SDI while the previous word is still being output on SDO.
SCK
a5
1
a3 a2 a1 a0
x
x
x
x
x
x
x
x
SDI
Address
Data Word
SEN
SDO/
OP[7]
d7 d6 d5 d4 d3 d2 d1 d0
Output Data Word
OEB
Figure 16 Serial Interface Register Read-back
PP Rev 1.6 March 2004
21
w
WM8214
Product Preview
LEGACY MODE INFORMATION
The WM8214 has been designed to have a high degree of compatibility with previous generations of
Wolfson AFEs. By setting the LEGACY register bit the input timing is made compatible with the
WM819x and WM815x series of devices. Additional features such as the VSMP detect mode are
also retained in LEGACY mode.
LEGACY: PROGRAMMABLE VSMP DETECT CIRCUIT
The VSMP input is used to determine the sampling point and frequency of the WM8214. Under
normal operation a pulse of 1 MCLK period should be applied to VSMP at the desired sampling
frequency (as shown in the LEGACY Mode Timing Diagrams) and the input sample will be taken on
the first rising MCLK edge after VSMP has gone low. However, in certain applications such a signal
may not be readily available. The programmable VSMP detect circuit in the WM8214 allows the
sampling point to be derived from any signal of the correct frequency, such as a CCD shift register
clock, when applied to the VSMP pin.
When enabled, by setting the VSMPDET control bit, the circuit detects either a rising or falling edge
(determined by POSNNEG control bit) on the VSMP input pin and generates an internal VSMP pulse,
INTVSMP. When POSNNEG = 1, a positive edge transition is detected and when POSNNEG = 0, a
falling edge transition is detected. INTVSMP can optionally be delayed by a number of MCLK
periods, specified by the VDEL[2:0] bits. Figure 17 shows the internal VSMP pulses that can be
generated by this circuit for a typical clock input signal. The internal VSMP pulse is then applied to
the timing control block in place of the normal VSMP pulse provided from the input pin.
The sampling point occurs on the first rising MCLK edge after this internal VSMP pulse, as shown in
the LEGACY Mode Timing Diagrams.
MCLK
INPUT
PINS
VSMP
POSNNEG = 1
VS
VS
VS
(VDEL = 000) INTVSMP
(VDEL = 001) INTVSMP
(VDEL = 010) INTVSMP
(VDEL = 011) INTVSMP
(VDEL = 100) INTVSMP
(VDEL = 101) INTVSMP
(VDEL = 110) INTVSMP
(VDEL = 111) INTVSMP
VS
VS
VS
VS
VS
VS
VS
VS
VS
VS
VS
VS
VS
VS
VS
VS
VS
VS
VS
VS
VS
POSNNEG = 0
(VDEL = 000) INTVSMP
(VDEL = 001) INTVSMP
(VDEL = 010) INTVSMP
(VDEL = 011) INTVSMP
(VDEL = 100) INTVSMP
(VDEL = 101) INTVSMP
(VDEL = 110) INTVSMP
(VDEL = 111) INTVSMP
VS
VS
VS
VS
VS
VS
VS
VS
VS
VS
VS
VS
VS
VS
VS
VS
VS
VS
VS
VS
VS
VS
VS
VS
Figure 17 Internal VSMP Pulses Generated by Programmable VSMP Detect Circuit
PP Rev 1.6 March 2004
22
w
Product Preview
WM8214
LEGACY: OPERATING MODES
Table 3 summarises the most commonly used modes, the clock waveforms required and the register
contents required for CDS and non-CDS operation.
MODE
DESCRIPTION
CDS
MAX
SENSOR
INTERFACE
DESCRIPTION
TIMING
REQUIRE-
MENTS
REGISTER
CONTENTS
WITH CDS
REGISTER
CONTENTS
WITHOUT
CDS
AVAILABLE SAMPLE
RATE
1
Colour
Pixel-by-Pixel
Yes
6.67MSPS The 3 input channels
are sampled in
MCLK max
= 40MHz
SetReg1:
03(hex)
SetReg1:
01(hex)
parallel. The signal is
then gain and offset
adjusted before being
multiplexed into a
MCLK:
VSMP
ratio is 6:1
single data stream
and converted by the
ADC, giving an output
data rate of 20MSPS
max.
2
3
Monochrome/
Colour
Line-by-Line
Yes
Yes
6.67MSPS As mode 1 except:
Only one input
MCLK max
= 40MHz
SetReg1:
07(hex)
SetReg1:
05(hex)
channel at a time
is continuously
sampled.
MCLK:
VSMP
ratio is 6:1
Fast
Monochrome/
Colour
13.33MSPS Identical to mode 2
MCLK max
= 40MHz
Identical to
mode 2 plus
SetReg3:
bits 5:4 must
be set to
Identical to
mode 2
MCLK:
VSMP
ratio is 3:1
Line-by-Line
0(hex)
4
5
Maximum
speed
Monochrome/
Colour
No
20MSPS
5MSPS
Identical to mode 2
Identical to mode 1
MCLK max
= 40MHz
CDS not
possible
SetReg1:
45(hex)
MCLK:
VSMP
ratio is 2:1
Line-by-Line
Slow Colour
Pixel-by-Pixel
Yes
MCLK max
= 40MHz
Identical to
mode 1
Identical to
mode 1
MCLK:
VSMP
ratio is
2n:1, n ≥ 4
6
Slow
Monochrome/
Colour
Yes
5MSPS
Identical to mode 2
MCLK max
= 40MHz
Identical to
mode 2
Identical to
mode 2
MCLK:
VSMP
Line-by-Line
ratio is
2n:1, n ≥ 4
Table 3 WM8214 Legacy Operating Modes
Notes:
1.
2.
In Monochrome mode, SetReg3 bits 7:6 determine which input is to be sampled.
For Colour Line-by-Line, set control bit LINEBYLINE. For input selection, refer to Table 4, Colour Selection
Description in Line-by-Line Mode.
PP Rev 1.6 March 2004
23
w
WM8214
Product Preview
LEGACY: MODE TIMING DIAGRAMS
The following diagrams show 8-bit multiplexed output data and MCLK, VSMP and input video
requirements for operation of the most commonly used modes as shown in Table 3. The diagrams
are identical for both CDS and non-CDS operation. Outputs from RINP, GINP and BINP are shown
as R, G and B respectively. X denotes invalid data.
Figure 18 Mode 1 Operation
Figure 19 Mode 2 Operation
PP Rev 1.6 March 2004
24
w
Product Preview
WM8214
Figure 20 Mode 3 Operation
Figure 21 Mode 4 Operation
PP Rev 1.6 March 2004
25
w
WM8214
Product Preview
Figure 22 Mode 5 Operation (MCLK:VSMP Ratio = 8:1)
Figure 23 Mode 6 Operation (MCLK:VSMP Ratio = 8:1)
PP Rev 1.6 March 2004
26
w
Product Preview
WM8214
DEVICE CONFIGURATION
REGISTER MAP
The following table describes the location of each control bit used to determine the operation of the
WM8214.
ADDRESS
<a5:a0>
DESCRIPTION
DEF
(hex)
03
20
1F
00
00
00
00
20
00
00
00
00
80
80
80
80
00
00
00
00
00
00
00
00
RW
BIT
b7
b6
b5
b4
b3
b2
b1
b0
000001 (01h) Setup Reg 1
RW
RW
RW
W
LEGACY MODE4LEG PGAFS[1]
PGAFS[0]
TWOCHAN
OPD
MONO
INVOP
CDS
EN
000010 (02h) Setup Reg 2
DEL[1]
DEL[0]
RLCDACRNG LOWREFS
OPFORM[1]
RLCDAC[1]
OPFORM[0]
RLCCDAC[0]
000011 (03h) Setup Reg 3
CHAN[1]
CHAN[0]
CDSREF [1] CDSREF [0] RLCDAC[3] RLCDAC[2]
000100 (04h) Software Reset
000101 (05h) Auto-cycle Reset
000110 (06h) Setup Reg 4
W
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
W
0
0
0
0
INTM[1]
ADCPD
VDEL[2]
0
INTM[0]
BLUPD
VDEL[1]
0
ACYC
GRNPD
VDEL[0]
0
LINEBYLINE
REDPD
VSMPDET
0
000111 (07h) Setup Reg 5
0
VRXPD
ADCREFPD RLCDACPD
001000 (08h) Setup Reg 6
0
CLAMPCTRL
RLCEN
POSNNEG
001001 (09h) Reserved
0
0
0
0
001010 (0Ah) Reserved
0
0
0
0
0
0
0
0
001011 (0Bh) Reserved
0
0
0
0
0
0
0
0
001100 (0Ch) Reserved
0
0
0
0
0
0
0
0
100000 (20h) DAC Value (Red)
100001 (21h) DAC Value (Green)
100010 (22h) DAC Value (Blue)
100011 (23h) DAC Value (RGB)
100100 (24h) PGA Gain LSB (Red)
100101 (25h) PGA Gain LSB (Green)
100110 (26h) PGA Gain LSB (Blue)
100111 (27h) PGA Gain LSB (RGB)
101000 (28h) PGA Gain MSBs (Red)
101001 (29h) PGA Gain (Green)
101010 (2Ah) PGA Gain (Blue)
101011 (2Bh) PGA Gain (RGB)
DACR[7]
DACG[7]
DACB[7]
DACR[6]
DACG[6]
DACB[6]
DACR[5]
DACG[5]
DACB[5]
DACR[4]
DACG[4]
DACB[4]
DACR[3]
DACG[3]
DACB[3]
DACR[2]
DACG[2]
DACB[2]
DACR[1]
DACG[1]
DACB[1]
DACR[0]
DACG[0]
DACB[0]
DACRGB[0]
PGAR[0]
PGAG[0]
PGAB[0]
PGARGB[0]
PGAR[1]
PGAG[1]
PGAB[1]
PGARGB[1]
DACRGB[7] DACRGB[6] DACRGB[5] DACRGB[4] DACRGB[3] DACRGB[2] DACRGB[1]
RW
RW
RW
W
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
RW
RW
RW
W
PGAR[8]
PGAG[8]
PGAB[8]
PGAR[7]
PGAG[7]
PGAB[7]
PGAR[6]
PGAG[6]
PGAB[6]
PGAR[5]
PGAG[5]
PGAB[5]
PGAR[4]
PGAG[4]
PGAB[4]
PGAR[3]
PGAG[3]
PGAB[3]
PGAR[2]
PGAG[2]
PGAB[2]
PGARGB[8] PGARGB[7] PGARGB[6] PGARGB[5] PGARGB[4] PGARGB[3] PGARGB[2]
Table 4 Register Map
PP Rev 1.6 March 2004
27
w
WM8214
Product Preview
REGISTER MAP DESCRIPTION
The following table describes the function of each of the control bits shown in Table 4.
REGISTER
BIT
NO
BIT
NAME(S)
DEFAULT
DESCRIPTION
Setup
0
EN
1
Global Enable
Register 1
0 = complete power down,
1 = fully active (individual blocks can be disabled using individual powerdown
bits – see setup register 5).
1
2
CDS
1
0
Select correlated double sampling mode:
0 = single ended mode,
1 = CDS mode.
MONO
Sampling mode select (see Table 6 for further details):
0 = other mode (2 or 3-channel)
1 = Monochrome (1-channel) mode. Input channel selected by CHAN[1:0]
register bits, unused channels are powered down.
3
TWOCHAN
PGAFS[1:0]
0
Sampling mode select (see Table 6 for further details):
0 = other mode (1 or 3-channel)
1 = 2-channel mode. Inputs channels are Red and Green, Blue channel is
powered down.
5:4
00
Offsets PGA output to optimise the ADC range for different polarity sensor
output signals. Zero differential PGA input signal gives:
0x = Zero output from the PGA (Output code=32767)
10 = Full-scale positive output (OP=65535) - use for negative going video.
NB, Set INVOP=1 if zero differential input should give a zero output
code with negative going video.
11 = Full-scale negative output (OP=0) - use for positive going video
6
7
MODE4LEG
LEGACY
0
0
This bit has no effect when LEGACY=0. Set this bit when operating in
LEGACY MODE4:
0 = other modes, 1 = LEGACY MODE4.
Makes the WM8214 timing compatible with the WM819x and WM815x AFE
families.
0 = Normal timing
1 = Enable LEGACY timing. Requires double rate MCLK and pixel rate VSMP
input. RSMP pin performs same function as RLC/ACYC pin on WM819x
devices.
PP Rev 1.6 March 2004
28
w
Product Preview
WM8214
REGISTER
BIT
NO
BIT
NAME(S)
DEFAULT
DESCRIPTION
Determines the output data format.
Setup
1:0 OPFORM[1:0]
0
Register 2
x0 = 8-bit multiplexed (8+8 bits)
01 = 8-bit parallel (8-MSBs only)
11 = 4-bit multiplexed mode (4+4+4+4 bits). This mode is only valid when
LEGACY=1.
2
3
INVOP
OPD
0
0
Digitally inverts the polarity of output data.
0 = negative going video gives negative going output,
1 = negative-going video gives positive going output data.
Output Disable. This works with the OEB pin to control the output pins.
0=Digital outputs enabled, 1=Digital outputs high impedance
OEB (pin)
OPD
OP pins
0
0
1
1
0
1
0
1
Enabled
High Impedance
High Impedance
High impedance
4
LOWREFS
0
Reduces the ADC reference range (2*[VRT-VRB]), thus changing the max/min
input voltages.
0= ADC reference range = 2.0V
1= ADC reference range = 1.2V
5
RLCDACRNG
DEL[1:0]
1
Sets the output range of the RLCDAC.
0 = RLCDAC ranges from 0 to AVDD (approximately),
1 = RLCDAC ranges from 0 to VRT (approximately).
7:6
00
Controls the latency from sample to data appearing on output pins
Latency
DEL LEGACY=0
All timing modes
LEGACY=1
LEGACY=1
timing modes 1-2,4-6
16.5 MCLK periods
timing mode 3
23.5 MCLK periods
00
01
10
11
7 MCLK periods
8 MCLK periods
9 MCLK periods
10 MCLK periods
18.5 MCLK periods
20.5 MCLK periods
22.5 MCLK periods
26.5 MCLK periods
29.5 MCLK periods
31.5 MCLK periods
Setup
Register 3
3:0
5:4
RLCDAC[3:0]
CDSREF[1:0]
1111
01
Controls RLCDAC driving VRLC/VBIAS pin to define single ended signal
reference voltage or Reset Level Clamp voltage. See Electrical Characteristics
section for ranges.
When LEGACY=0 these register bits have no effect.
CDS mode reset timing adjust.
00 = Advance reset sample by 1 MCLK period (relative to default).
01 = Default reset sample position.
10 = Delay reset sample by 1 MCLK period (relative to default)
11 = Delay reset sample by 2 MCLK periods (relative to default)
7:6
CHAN[1:0]
00
When MONO=0 these register bits have no effect
Monochrome mode channel select.
00 = Red channel select
01 = Green channel select
10 = Blue channel select
11 = Reserved
Software
Reset
Any write to Software Reset causes all cells to be reset. It is recommended
that a software reset be performed after a power-up before any other register
writes.
Auto-cycle
Reset
Any write to Auto-cycle Reset causes the auto-cycle counter to reset
to RINP. This function is only required when LINEBYLINE = 1.
PP Rev 1.6 March 2004
29
w
WM8214
Product Preview
REGISTER
BIT
NO
BIT
NAME(S)
DEFAULT
DESCRIPTION
Setup
Register 4
0
LINEBYLINE
0
Selects line by line operation. Line by line operation is intended for use with
systems which operate one line at a time but with up to three colours shared
on that one output.
0 = normal operation,
1 = line by line operation.
When line by line operation is selected MONO is forced to 1 and CHAN[1:0] to
00 internally, ensuring that the correct internal timing signals are produced.
Green and Blue PGAs are also disabled to save power.
1
ACYC
0
When LINEBYLINE = 0 this bit has no effect.
When LINEBYLINE = 1 this bit determines the function of the RSMP input pin
and the offset/gain register controls.
0 = RSMP pin enabled for either reset sampling (CDS) or Reset Level Clamp
control. Internal selection of gain/offset multiplexers using INTM[1:0] register
bits.
1 = Auto-cycling enabled by pulsing the RSMP input pin. This means that
each time a pulse is applied to this pin the single input channel will switch to
the next offset and gain registers in the sequence. The sequence is
Red->Green->Blue->Red… offset and gain registers applied to the red input
channel.
When auto-cycling is enabled, the RSMP pin cannot be used to control reset
level clamping. The CLMPCTRL bit may be used instead (enabled when high,
disabled when low).
NB, when auto-cycling is enabled, the RSMP pin cannot be used for reset
sampling (i.e. CDS must be set to 0).
3:2
INTM[1:0]
00
When LINEBYLINE=0 or ACYC=0 this bit has no effect.
When LINEBYLINE=1 and ACYC=1:
Controls the PGA/offset mux selector:
00 = Red PGA/Offset registers applied to input channel
01 = Green PGA/Offset registers applied to input channel
10 = Blue PGA/Offset registers applied to input channel
11 = Reserved.
Setup
Register 5
0
1
2
3
REDPD
GRNPD
BLUPD
ADCPD
0
0
0
0
When set powers down red S/H, PGA
When set powers down green S/H, PGA
When set powers down blue S/H, PGA
When set powers down ADC. Allows reduced power consumption without
powering down the references which have a long time constant when
switching on/off due to the external decoupling capacitors.
When set powers down 4-bit RLCDAC, setting the output to a high impedance
state and allowing an external reference to be driven in on the VRLC/VBIAS
pin.
4
RLCCDACPD
0
5
6
0
ADCREFPD
VRXPD
0
0
0
When set disables VRT, VRB buffers to allow external references to be used.
When set disables VRX buffer to allow an external reference to be used.
When LEGACY=0 this register bit has no effect.
Setup
VSMPDET
Register 6
When LEGACY=1:
0 = Normal operation, signal on VSMP input pin is applied directly to Timing
Control block.
1 = Programmable VSMP detect circuit is enabled. An internal synchronisation
pulse is generated from signal applied to VSMP input pin and is applied to
Timing Control block in place of VSMP.
3:1
VDEL[2:0]
000
When LEGACY=0 or VSMPDET=0 these bits have no effect.
The VDEL bits set a programmable delay from the detected edge of the signal
applied to the VSMP pin. The internally generated pulse is delayed by VDEL
MCLK periods from the detected edge.
See Figure 17, Internal VSMP Pulses Generated for details.
PP Rev 1.6 March 2004
30
w
Product Preview
WM8214
REGISTER
BIT
NO
BIT
NAME(S)
DEFAULT
DESCRIPTION
4
POSNNEG
0
When LEGACY=0 or VSMPDET=0 this bit has no effect.
When LEGACY=1 and VSMPDET=1 this bit controls whether positive or
negative edges on the VSMP input pin are detected:
0 = Negative edge on VSMP pin is detected and used to generate internal
timing pulse.
1 = Positive edge on VSMP pin is detected and used to generate internal
timing pulse.
See Figure 17 for further details.
5
6
RLCEN
1
0
Reset Level Clamp Enable. When set Reset Level Clamping is enabled. The
method of clamping is determined by CLAMPCTRL and LEGACY.
In LEGACY mode clamping will still occur on every pixel at a time defined by
the CDSREF[1:0] bits.
CLAMPCTRL
This bit has no effect if LEGACY=1. See Table 1 for more information.
0 = RLC switch is controlled directly from RSMP input pin:
RSMP = 0: switch is open
RMSP = 1: switch is closed
1 = RLC switch is controlled by logical combination of RSMP and VSMP.
RSMP && VSMP = 0: switch is open
RSMP && VSMP = 1: switch is closed
Offset DAC
(Red)
7:0
7:0
7:0
DACR[7:0]
DACG[7:0]
DACB[7:0]
0
0
0
0
Red channel 8-bit offset DAC value (mV) = 260*(DACR[7:0]-127.5)/127.5
Offset DAC
(Green)
Green channel 8-bit offset DAC value (mV) = 260*(DACG[7:0]-127.5)/127.5
Blue channel 8-bit offset DAC value (mV) = 260*(DACB[7:0]-127.5)/127.5
Offset DAC
(Blue)
Offset DAC
(RGB)
7:0 DACRGB[7:0]
A write to this register location causes the red, green and blue offset DAC
registers to be overwritten by the new value
0
0
PGAR[0]
PGAG[0]
0
0
This register bit forms the LSB of the red channel PGA gain code. PGA gain
is determined by combining this register bit and the 8 MSBs contained in
register address 28 hex.
PGA Gain
LSB
(Red)
This register bit forms the LSB of the green channel PGA gain code. PGA
gain is determined by combining this register bit and the 8 MSBs contained in
register address 29 hex.
PGA Gain
LSB
(Green)
PGA Gain
LSB
0
PGAB[0]
0
This register bit forms the LSB of the blue channel PGA gain code. PGA gain
is determined by combining this register bit and the 8 MSBs contained in
register address 2A hex.
(Blue)
0
PGARGB[0]
PGAR[8:1]
0
PGA Gain
LSB
Writing a value to this location causes red, green and blue PGA LSB gain
values to be overwritten by the new value.
(RGB)
PGA gain
MSBs
7:0
0D
Bits 8 to 1 of red PGA gain. Combined with red LSB register bit to form
complete PGA gain code. This determines the gain of the red channel PGA
according to the equation:
(Red)
Red channel PGA gain (V/V) = 0.66 + PGAR[8:0]x7.34/511
PGA gain
MSBs
(Green)
7:0
7:0
PGAG[8:1]
PGAB[8:1]
0D
0D
0
Bits 8 to 1 of green PGA gain. Combined with green LSB register bit to form
complete PGA gain code. This determines the gain of the green channel PGA
according to the equation:
Green channel PGA gain (V/V) = 0.66 + PGAG[8:0]x7.34/511
PGA gain
MSBs
Bits 8 to 1 of blue PGA gain. Combined with blue LSB register bit to form
complete PGA gain code. This determines the gain of the blue channel PGA
according to the equation:
(Blue)
BLue channel PGA gain (V/V) = 0.66 + PGAB[8:0]x7.34/511
PGA gain
MSBs
7:0 PGARGB[8:1]
A write to this register location causes the red, green and blue PGA MSB gain
registers to be overwritten by the new value.
(RGB)
Table 5 Register Control Bits
PP Rev 1.6 March 2004
31
w
WM8214
Product Preview
MONO
TWOCHAN
CHAN[1:0]
XX
MODE DESCRIPTION
0
0
1
0
3-channel (colour mode)
1
0
XX
00
2-channel (Blue PGA disabled)
1-channel (monochrome) mode.
Red channel selected, Green and Blue PGAs disabled.
1-channel (monochrome) mode.
Green channel selected, Red and Blue PGAs disabled.
1-channel (monochrome) mode.
Blue channel selected, Red and Green PGAs disabled.
Invalid mode
1
1
0
0
01
10
1
1
0
1
11
XX
Invalid mode
Table 6 Sampling Mode Summary
PP Rev 1.6 March 2004
32
w
Product Preview
WM8214
APPLICATIONS INFORMATION
RECOMMENDED EXTERNAL COMPONENTS
DVDD1 DVDD2
3
8
DVDD1
DGND
10
DVDD2
C1
C2
AVDD
21
22
2
AVDD
AGND1
AGND2
C3
DGND
AGND
AGND
24
25
23
VRT
VRX
VRB
1
RINP
GINP
BINP
C4
C5
Video
Inputs
28
27
C6
C7
C8
26
VRLC/VBIAS
C9
AGND
WM8214
AGND
20
19
18
17
16
15
14
13
OP[7]/SDO
DVDD1 DVDD2
AVDD
7
5
6
MCLK
VSMP
RSMP
OP[6]
Timing
Signals
OP[5]
C10
C11
+
C12
+
+
Output
Data
Bus
OP[4]
OP[3]
12
11
9
SCK
SDI
OP[2]
DGND
AGND
OP[1]
SEN
OP[0]
Interface
Controls
4
OEB
NOTES: 1. C1-9 should be fitted as close to WM8214 as possible.
2. AGND and DGND should be connected as close to WM8214 as possible.
Figure 24 External Components Diagram
RECOMMENDED EXTERNAL COMPONENT VALUES
COMPONENT
REFERENCE
SUGGESTED
VALUE
DESCRIPTION
C1
C2
100nF
100nF
100nF
10nF
De-coupling for DVDD1.
De-coupling for DVDD2.
De-coupling for AVDD.
C3
C4
High frequency de-coupling between VRT and VRB.
C5
1µF
Low frequency de-coupling between VRT and VRB (non-polarised).
De-coupling for VRB.
C6
100nF
100nF
100nF
100nF
10µF
C7
De-coupling for VRX.
C8
De-coupling for VRT.
C9
De-coupling for VRLC.
C10
C11
C12
Reservoir capacitor for DVDD1.
Reservoir capacitor for DVDD2.
Reservoir capacitor for AVDD.
10µF
10µF
Table 7 External Components Descriptions
PP Rev 1.6 March 2004
33
w
WM8214
Product Preview
PACKAGE DIMENSIONS
DS: 28 PIN SSOP (10.2 x 5.3 x 1.75 mm)
DM007.D
b
e
28
15
E1
E
GAUGE
PLANE
Θ
14
1
D
0.25
L
c
A1
L1
A A2
-C-
0.10 C
SEATING PLANE
Dimensions
(mm)
NOM
-----
Symbols
MIN
-----
0.05
1.65
0.22
0.09
9.90
MAX
A
A1
A2
b
c
D
e
E
E1
L
2.0
0.25
1.85
0.38
0.25
10.50
-----
1.75
0.30
-----
10.20
0.65 BSC
7.80
7.40
5.00
0.55
8.20
5.60
0.95
5.30
0.75
L1
θ
0.125 REF
0o
4o
8o
JEDEC.95, MO-150
REF:
NOTES:
A. ALL LINEAR DIMENSIONS ARE IN MILLIMETERS.
B. THIS DRAWING IS SUBJECT TO CHANGE WITHOUT NOTICE.
C. BODY DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSION, NOT TO EXCEED 0.20MM.
D. MEETS JEDEC.95 MO-150, VARIATION = AH. REFER TO THIS SPECIFICATION FOR FURTHER DETAILS.
PP Rev 1.6 March 2004
34
w
Product Preview
WM8214
IMPORTANT NOTICE
Wolfson Microelectronics plc (WM) reserve the right to make changes to their products or to discontinue any product or
service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing
orders, that information being relied on is current. All products are sold subject to the WM terms and conditions of sale
supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation
of liability.
WM warrants performance of its products to the specifications applicable at the time of sale in accordance with WM’s
standard warranty. Testing and other quality control techniques are utilised to the extent WM deems necessary to support
this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by
government requirements.
In order to minimise risks associated with customer applications, adequate design and operating safeguards must be used
by the customer to minimise inherent or procedural hazards. Wolfson products are not authorised for use as critical
components in life support devices or systems without the express written approval of an officer of the company. Life
support devices or systems are devices or systems that are intended for surgical implant into the body, or support or
sustain life, and whose failure to perform when properly used in accordance with instructions for use provided, can be
reasonably expected to result in a significant injury to the user. A critical component is any component of a life support
device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or
system, or to affect its safety or effectiveness.
WM assumes no liability for applications assistance or customer product design. WM does not warrant or represent that
any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual
property right of WM covering or relating to any combination, machine, or process in which such products or services might
be or are used. WM’s publication of information regarding any third party’s products or services does not constitute WM’s
approval, license, warranty or endorsement thereof.
Reproduction of information from the WM web site or datasheets is permissible only if reproduction is without alteration and
is accompanied by all associated warranties, conditions, limitations and notices. Representation or reproduction of this
information with alteration voids all warranties provided for an associated WM product or service, is an unfair and deceptive
business practice, and WM is not responsible nor liable for any such use.
Resale of WM’s products or services with statements different from or beyond the parameters stated by WM for that
product or service voids all express and any implied warranties for the associated WM product or service, is an unfair and
deceptive business practice, and WM is not responsible nor liable for any such use.
ADDRESS:
Wolfson Microelectronics plc
Westfield House
26 Westfield Road
Edinburgh
EH11 2QW
Tel :: +44 (0)131 272 7000
Fax :: +44 (0)131 272 7001
Email :: sales@wolfsonmicro.com
PP Rev 1.6 March 2004
35
w
相关型号：
WM8214SCDS/RV
Analog Circuit, 1 Func, CMOS, PDSO28, 10.20 X 5.30 MM, 1.75 MM HEIGHT, LEAD FREE, MO-150AH, SSOP-28
CIRRUS
WM8224
60MSPS 3-Channel AFE with Multiple Device Operation and Programmable Automatic Black Level Calibration
WOLFSON
©2020 ICPDF网 联系我们和版权申明