AOZ1019 [AOS]
EZBuck⑩ 2A Simple Regulator; EZBuck ™ 2A简单的稳压器型号: | AOZ1019 |
厂家: | ALPHA & OMEGA SEMICONDUCTORS |
描述: | EZBuck⑩ 2A Simple Regulator |
文件: | 总14页 (文件大小:629K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
AOZ1019
EZBuck™ 2A Simple Regulator
General Description
Features
The AOZ1019 is a high efficiency, simple to use, 2A buck
regulator. The AOZ1019 works from a 4.5V to 16V input
voltage range, and provides up to 2A of continuous
output current with an output voltage adjustable down to
0.8V.
● 4.5V to 16V operating input voltage range
● 130mΩ internal PFET switch for high efficiency:
up to 95%
● Internal soft start
● Output voltage adjustable to 0.8V
● 2A continuous output current
● Fixed 500kHz PWM operation
● Cycle-by-cycle current limit
● Short-circuit protection
The AOZ1019 comes in an SO-8 package and is rated
over a -40°C to +85°C ambient temperature range.
● Under voltage lockout
● Output over voltage protection
● Thermal shutdown
● Small size SO-8 package
Applications
● Point of load DC/DC conversion
● PCIe graphics cards
● Set top boxes
● DVD drives and HDD
● LCD panels
● Cable modems
● Telecom/Networking/Datacom equipment
Typical Application
VIN
C1
22µF
Ceramic
VIN
L1
4.7µH
VOUT
LX
FB
EN
AOZ1019
R2
R3
COMP
C4, C6
22µF
Ceramic
R2
20kΩ
C5
C2
AGND
PGND
1nF
Figure 1. 3.3V/2A Buck Regulator
Rev. 1.0 September 2007
www.aosmd.com
Page 1 of 14
AOZ1019
Ordering Information
Part Number
Ambient Temperature Range
Package
Environmental
AOZ1019AI
-40°C to +85°C
SO-8
RoHS
Pin Configuration
1
2
3
4
8
7
6
5
NC
PGND
LX
VIN
AGND
FB
EN
COMP
SO-8
(Top View)
Pin Description
Pin Number Pin Name
Pin Function
1
2
3
NC
Not connected.
V
Supply voltage input. When V rises above the UVLO threshold the device starts up.
IN
IN
AGND
Reference connection for controller section. Also used as thermal connection for controller
section. Electrically needs to be connected to PGND.
4
5
6
7
8
FB
COMP
EN
The FB pin is used to determine the output voltage via a resistor divider between the output and GND.
External loop compensation pin.
The enable pin is active high. Connect EN pin to VIN if not used. Do not leave the EN pin floating.
PWM output connection to inductor. Thermal connection for output stage.
Power ground. Electrically needs to be connected to AGND.
LX
PGND
Block Diagram
VIN
Internal
+5V
UVLO
& POR
5V LDO
Regulator
OTP
EN
+
ISen
–
Reference
& Bias
Softstart
Q1
ILimit
+
–
+
Level
Shifter
+
FET
Driver
+
–
PWM
Control
Logic
0.8V
PWM
Comp
EAmp
FB
LX
COMP
500kHz/63kHz
Oscillator
Frequency
Foldback
Comparator
+
–
0.2V
Over Voltage
Protection
Comparator
0.96V
+
–
AGND
PGND
Rev. 1.0 September 2007
www.aosmd.com
Page 2 of 14
AOZ1019
Absolute Maximum Ratings
Recommend Operating Ratings
Exceeding the Absolute Maximum ratings may damage the device.
The device is not guaranteed to operate beyond the Maximum
Operating Ratings.
Parameter
Rating
Supply Voltage (V )
18V
-0.7V to V +0.3V
Parameter
Rating
IN
LX to AGND
IN
Supply Voltage (V )
4.5V to 16V
IN
EN to AGND
-0.3V to V +0.3V
IN
Output Voltage Range
0.8V to V
IN
FB to AGND
-0.3V to 6V
-0.3V to 6V
Ambient Temperature (T )
-40°C to +85°C
87°C/W
A
COMP to AGND
PGND to AGND
Package Thermal Resistance SO-8
-0.3V to +0.3V
+150°C
)
(2
(Θ
)
JA
Junction Temperature (T )
J
Note:
2. The value of ΘJA is measured with the device mounted on 1-in
Storage Temperature (T )
-65°C to +150°C
S
2
(1)
ESD Rating:
Human Body Model
Machine Model
2kV
200V
FR-4 board with 2oz. Copper, in a still air environment with T = 25°C.
A
The value in any given application depends on the user's specific
board design.
Note:
1. Devices are inherently ESD sensitive, handling precautions are
required. Human body model rating: 1.5kΩ in series with 100pF.
Electrical Characteristics
)
(3
T = 25°C, V = V = 12V, V = 3.3V unless otherwise specified
OUT
A
IN
EN
Symbol
Parameter
Conditions
Min.
4.5
Typ. Max. Units
V
Supply Voltage
16
V
V
IN
V
Input Under-Voltage Lockout Threshold
V
V
Rising
Falling
4.00
3.70
UVLO
IN
IN
I
Supply Current (Quiescent)
Shutdown Supply Current
Feedback Voltage
I
= 0, V = 1.2V, V >1.2V
2
3
mA
µA
V
IN
OUT
FB
EN
I
V
= 0V
1
10
OFF
EN
V
0.782
0.8
0.5
0.5
0.818
FB
Load Regulation
%
Line Regulation
%
I
Feedback Voltage Input Current
EN Input Threshold
200
nA
FB
V
Off Threshold
On Threshold
0.6
EN
V
2.0
V
EN Input Hysteresis
EN Input Current
100
mV
µA
HYS
I
1
600
6
EN
MODULATOR
f
Frequency
400
100
500
kHz
%
O
D
Maximum Duty Cycle
Minimum Duty Cycle
Error Amplifier Voltage Gain
Error Amplifier Transconductance
MAX
D
%
MIN
500
200
V / V
µA /V
PROTECTION
Current Limit
I
2.5
3.6
A
LIM
V
Output Over-Voltage Protection Threshold Off Threshold
On Threshold
920
820
960
860
1000
900
PR
mV
Over-Temperature Shutdown Limit
Soft Start Interval
150
2.2
°C
t
ms
SS
OUTPUT STAGE
High-Side Switch On-Resistance
V
V
= 12V
= 5V
97
166
130
200
IN
IN
mΩ
Note:
3. Specification in BOLD indicate an ambient temperature range of -40°C to +85°C. These specifications are guaranteed by design.
Rev. 1.0 September 2007
www.aosmd.com
Page 3 of 14
AOZ1019
Typical Performance Characteristics
Circuit of Figure 1. T = 25°C, V = V = 12V, V = 3.3V unless otherwise specified.
OUT
A
IN
EN
Light Load (DCM) Operation
Full Load (CCM) Operation
Vin ripple
0.1V/div
Vin ripple
0.1V/div
Vo ripple
20mV/div
Vo ripple
20mV/div
IL
IL
1A/div
1A/div
LX
10V/div
LX
10V/div
1µs/div
1µs/div
Startup to Full Load
Full Load to Turnoff
Vin
10V/div
Vin
10V/div
Vo
1V/div
Vo
1V/div
lin
0.5A/div
lin
0.5A/div
400µs/div
400µs/div
50% to 100% Load Transient
Light Load to Turnoff
Vin
5V/div
Vo Ripple
50mV/div
Vo
1V/div
lo
1A/div
lin
0.5A/div
100µs/div
1s/div
Rev. 1.0 September 2007
www.aosmd.com
Page 4 of 14
AOZ1019
Typical Performance Characteristics (Continued)
Circuit of Figure 1. T = 25°C, V = V = 12V, V = 3.3V unless otherwise specified.
OUT
A
IN
EN
Short Circuit Protection
Short Circuit Recovery
Vo
Vo
2V/div
2V/div
IL
IL
1A/div
1A/div
100µs/div
1ms/div
AOZ1019AI Efficiency
Efficiency (V = 12V) vs. Load Current
IN
100
95
90
85
80
75
8.0V OUTPUT
5.0V OUTPUT
3.3V OUTPUT
0
0.2
0.4
0.6
0.8
1.0
1.2
1.4
1.6
1.8
2.0
Load Current (A)
Note:
4. Thermal de-rating curves for SO-8 package part under typical input and output condition
based on the evaluation board. 25°C ambient temperature and natural convection
(air speed <50LFM) unless otherwise specified.
Derating Curve at 5V Input
Derating Curve at 12V Input
2.5
2.5
1.8V, 3.3V, 5V OUTPUT
1.8V, 3.3V, 5V, 8V OUTPUT
2.0
1.5
1.0
0.5
0
2.0
1.5
1.0
0.5
0
air speed less than 50lfm
air speed less than 50lfm
25
35
45
55
65
75
85
25
35
45
55
65
75
85
Ambient Temperature (T )
Ambient Temperature (T )
A
A
Rev. 1.0 September 2007
www.aosmd.com
Page 5 of 14
AOZ1019
Detailed Description
The AOZ1019 is a current-mode step down regulator with
integrated high side PMOS switch. It operates from a
4.5V to 16V input voltage range and supplies up to 2A of
load current. The duty cycle can be adjusted from 6% to
100% allowing a wide range of output voltage. Features
include enable control, Power-On Reset, input under
voltage lockout, fixed internal soft-start and thermal shut
down.
The AOZ1019 uses a P-Channel MOSFET as the high
side switch. It saves the bootstrap capacitor normally
seen in a circuit using an NMOS switch. It allows 100%
turn-on of the upper switch to achieve linear regulation
mode of operation.The minimum voltage drop from V to
IN
V is the load current x DC resistance of MOSFET +
O
DC resistance of buck inductor. It can be calculated by
equation below:
V
= V – I × (R
+ R
)
inductor
The AOZ1019 is available in SO-8 package.
O_MAX
IN
O
DS(ON)
where;
Enable and Soft Start
V
V
I
is the maximum output voltage,
O_MAX
The AOZ1019 has an internal soft start feature to limit
in-rush current and ensure the output voltage ramps up
smoothly to regulation voltage. A soft start process
begins when the input voltage rises to 4.0V and voltage
on EN pin is HIGH. In soft start process, the output
voltage is ramped to regulation voltage in typically 2.2ms.
The 2.2ms soft start time is set internally.
is the input voltage from 4.5V to 16V,
IN
is the output current from 0A to 2A,
O
R
is the on resistance of internal MOSFET, the value is
DS(ON)
between 97mΩ and 200mΩ depending on input voltage and
junction temperature, and
R
is the inductor DC resistance.
inductor
The EN pin of the AOZ1019 is active HIGH. Connect the
Switching Frequency
EN pin to V if enable function is not used. Pulling EN to
IN
ground will disable the AOZ1019. Do not leave it open.
The voltage on EN pin must be above 2.0 V to enable the
AOZ1019. When voltage on EN pin falls below 0.6V, the
AOZ1019 is disabled. If an application circuit requires the
AOZ1019 to be disabled, an open drain or open collector
circuit should be used to interface to the EN pin.
The AOZ1019 switching frequency is fixed and set by an
internal oscillator. The actual switching frequency ranges
from 400kHz to 600kHz due to device variation.
Output Voltage Programming
Output voltage can be set by feeding back the output to
the FB pin with a resistor divider network as shown in
Steady-State Operation
Figure 1. The resistor divider network includes R and
2
Under steady-state conditions, the converter operates in
fixed frequency and Continuous-Conduction Mode
(CCM).
R . Typically, a design is started by picking a fixed R
3
3
value and calculating the required R with equation below.
2
R
2
V
= 0.8 × 1 +
------
O
The AOZ1019 integrates an internal P-MOSFET as the
high-side switch. Inductor current is sensed by amplifying
the voltage drop across the drain to source of the high
side power MOSFET. Output voltage is divided down by
the external voltage divider at the FB pin. The difference
of the FB pin voltage and reference is amplified by the
internal transconductance error amplifier. The error volt-
age, which shows on the COMP pin, is compared against
the current signal, which is sum of inductor current signal
and ramp compensation signal, at PWM comparator
input. If the current signal is less than the error voltage,
the internal high-side switch is on. The inductor current
flows from the input through the inductor to the output.
When the current signal exceeds the error voltage, the
high-side switch is off. The inductor current is freewheel-
ing through the internal Schottky diode to output.
R
3
Some standard value of R , R for most commonly used
2
3
output voltage values are listed in Table 1.
Table 1.
V (V)
R (kΩ)
R (kΩ)
3
O
2
0.8
1.2
1.5
1.8
2.5
3.3
5.0
1.0
Open
4.99
10
10
11.5
10.2
10
12.7
21.5
31.6
52.3
10
10
Rev. 1.0 September 2007
www.aosmd.com
Page 6 of 14
AOZ1019
The combination of R and R should be large enough to
Power-On Reset (POR)
2
3
avoid drawing excessive current from the output, which
will cause power loss.
A power-on reset circuit monitors the input voltage.
When the input voltage exceeds 4V, the converter starts
operation. When input voltage falls below 3.7V, the
converter will stop switching.
Since the switch duty cycle can be as high as 100%, the
maximum output voltage can be set as high as the input
voltage minus the voltage drop on upper PMOS and
inductor.
Schottky Diode Selection
The external freewheeling diode supplies the current to
the inductor when the high side PMOS switch is off. To
reduce the losses due to the forward voltage drop and
recovery of diode, Schottky diode is recommended to
use. The maximum reverse voltage rating of the chosen
Schottky diode should be greater than the maximum
input voltage, and the current rating should be greater
than the maximum load current.
Protection Features
The AOZ1019 has multiple protection features to prevent
system circuit damage under abnormal conditions.
Over Current Protection (OCP)
The sensed inductor current signal is also used for over
current protection. Since the AOZ1019 employs peak
current mode control, the COMP pin voltage is propor-
tional to the peak inductor current.The COMP pin voltage
is limited to be between 0.4V and 2.5V internally. The
peak inductor current is automatically limited cycle by
cycle.
Thermal Protection
An internal temperature sensor monitors the junction
temperature. It shuts down the internal control circuit and
high side PMOS if the junction temperature exceeds
150°C.
The cycle by cycle current limit threshold is set between
2.5A and 3.6A. When the load current reaches the cur-
rent limit threshold, the cycle by cycle current limit circuit
turns off the high side switch immediately to terminate
the current duty cycle. The inductor current stop rising.
The cycle by cycle current limit protection directly limits
inductor peak current. The average inductor current is
also limited due to the limitation on peak inductor current.
When cycle by cycle current limit circuit is triggered, the
output voltage drops as the duty cycle decreasing.
Application Information
The basic AOZ1019 application circuit is shown in
Figure 1. Component selection is explained below.
Input Capacitor
The input capacitor (C1 in Figure 1) must be connected
to the V pin and PGND pin of the AOZ1019 to maintain
IN
steady input voltage and filter out the pulsing input
current. A small decoupling capacitor (Cd in Figure 1),
usually 1µF, should be connected to the V pin and
IN
AGND pin for stable operation of the AOZ1019. The
voltage rating of input capacitor must be greater than
maximum input voltage plus ripple voltage.
The AOZ1019 has internal short circuit protection to
protect itself from catastrophic failure under output short
circuit conditions. The FB pin voltage is proportional to
the output voltage. Whenever FB pin voltage is below
0.2V, the short circuit protection circuit is triggered.
As a result, the converter is shut down and hiccups at a
frequency equals to 1/8 of normal switching frequency.
The converter will start up via a soft start once the short
circuit condition disappears. In short circuit protection
mode, the inductor average current is greatly reduced
because of the low hiccup frequency.
The input ripple voltage can be approximated by equation
below:
I
V
V
O
O
O
∆V
=
× 1 –
×
------------------
----------
----------
IN
V
f × C
V
IN
IN
IN
Since the input current is discontinuous in a buck
converter, the current stress on the input capacitor is
another concern when selecting the capacitor. For a buck
circuit, the RMS value of input capacitor current can be
calculated by:
Output Over Voltage Protection (OVP)
The AOZ1019 monitors the feedback voltage: when the
feedback voltage is higher than 960mV, it immediate
turns-off the PMOS to protect the output voltage over-
shoot at fault condition. When feedback voltage is lower
than 860mV, the PMOS is allowed to turn on in the next
cycle.
V
V
O
O
I
= I
×
O
1 –
----------
----------
CIN_RMS
V
V
IN
IN
Rev. 1.0 September 2007
www.aosmd.com
Page 7 of 14
AOZ1019
if let m equal the conversion ratio:
reduces RMS current through the inductor and switches,
which results in less conduction loss. Usually, peak to
peak ripple current on inductor is designed to be 20% to
30% of output current.
V
O
= m
----------
V
IN
When selecting the inductor, make sure it is able to
handle the peak current without saturation, even at the
highest operating temperature.
The relation between the input capacitor RMS current
and voltage conversion ratio is calculated and shown in
Figure 2 below. It can be seen that when V is half of V ,
O
IN
C
is under the worst current stress. The worst current
IN
The inductor takes the highest current in a buck circuit.
The conduction loss on the inductor needs to be checked
for thermal and efficiency requirements.
stress on C is 0.5 x I .
IN
O
0.5
Surface mount inductors in different shape and styles are
available from Coilcraft, Elytone and Murata. Shielded
inductors are small and radiate less EMI noise. However,
they cost more than unshielded inductors. The choice
depends on EMI requirement, price and size.
0.4
0.3
0.2
0.1
0
ICIN_RMS(m)
IO
Output Capacitor
The output capacitor is selected based on the DC output
voltage rating, output ripple voltage specification and
ripple current rating.
0
0.5
m
1
Figure 2. I
vs. Voltage Conversion Ratio
CIN
The selected output capacitor must have a higher rated
voltage specification than the maximum desired output
voltage including ripple. De-rating needs to be consid-
ered for long term reliability.
For reliable operation and best performance, the input
capacitors must have current rating higher than I
CIN_RMS
at worst operating conditions. Ceramic capacitors are
preferred for input capacitors because of their low
ESR and high ripple current rating. Depending on the
application circuits, other low ESR tantalum capacitor
or aluminum electrolytic capacitor may also be used.
When selecting ceramic capacitors, X5R or X7R type
dielectric ceramic capacitors are preferred for their better
temperature and voltage characteristics. Note that the
ripple current rating from capacitor manufactures is
based on certain amount of life time. Further de-rating
may be necessary for practical design requirement.
Output ripple voltage specification is another important
factor for selecting the output capacitor. In a buck
converter circuit, output ripple voltage is determined by
inductor value, switching frequency, output capacitor
value and ESR. It can be calculated by the equation
below:
1
∆V = ∆I × ESR
+
--------------------------
O
L
CO
8 × f × C
O
where;
Inductor
C
is output capacitor value and
O
The inductor is used to supply constant current to output
when it is driven by a switching voltage. For a given input
and output voltage, inductance and switching frequency
together decide the inductor ripple current, which is,
ESR is the Equivalent Series Resistor of output capacitor.
CO
When low ESR ceramic capacitor is used as output
capacitor, the impedance of the capacitor at the switching
frequency dominates. Output ripple is mainly caused by
capacitor value and inductor ripple current. The output
ripple voltage calculation can be simplified to:
V
V
O
O
∆I
=
× 1 –
-----------
f × L
----------
L
V
IN
The peak inductor current is:
∆V = ∆I × ESR
CO
O
L
∆I
L
If the impedance of ESR at switching frequency domi-
nates, the output ripple voltage is mainly decided by
capacitor ESR and inductor ripple current. The output
ripple voltage calculation can be further simplified to:
I
= I
+
O
--------
Lpeak
2
High inductance gives low inductor ripple current but
requires larger size inductor to avoid saturation. Low
ripple current reduces inductor core losses. It also
∆V = ∆I × ESR
CO
O
L
Rev. 1.0 September 2007
www.aosmd.com
Page 8 of 14
AOZ1019
For lower output ripple voltage across the entire operat-
ing temperature range, X5R or X7R dielectric type of
ceramic, or other low ESR tantalum are recommended
to be used as output capacitors.
In the AOZ1019, the FB and COMP pins are the inverting
input and the output of internal transconductance error
amplifier. A series R and C compensation network
connected to COMP provides one pole and one zero.
The pole is:
In a buck converter, output capacitor current is continu-
ous. The RMS current of output capacitor is decided
by the peak to peak inductor ripple current. It can be
calculated by:
G
EA
f
=
-------------------------------------------
p2
2π × C × G
C
VEA
where;
is the error amplifier transconductance, which is 200 x 10
A/V,
∆I
L
-6
I
=
----------
G
CO_RMS
EA
12
G
is the error amplifier voltage gain, which is 500 V/V, and
VEA
Usually, the ripple current rating of the output capacitor
is a smaller issue because of the low current stress.
When the buck inductor is selected to be very small and
inductor ripple current is high, output capacitor could be
overstressed.
C is compensation capacitor.
C
The zero given by the external compensation network,
capacitor C (C5 in Figure 1) and resistor R (R1 in
Figure 1), is located at:
C
C
Loop Compensation
1
f
=
------------------------------------
Z 2
The AOZ1019 employs peak current mode control for
easy use and fast transient response. Peak current mode
control eliminates the double pole effect of the output
L&C filter. It greatly simplifies the compensation loop
design.
2π × C × R
C C
To design the compensation circuit, a target crossover
frequency f for close loop must be selected.The system
C
crossover frequency is where control loop has unity gain.
The crossover frequency is also called the converter
bandwidth. Generally a higher bandwidth means faster
response to load transient. However, the bandwidth
should not be too high due to system stability concern.
When designing the compensation loop, converter stabil-
ity under all line and load condition must be considered.
With peak current mode control, the buck power stage
can be simplified to be a one-pole and one-zero system
in frequency domain. The pole is dominant pole and can
be calculated by:
1
f
=
-----------------------------------
p1
2π × C × R
Usually, it is recommended to set the bandwidth to be
less than 1/10 of switching frequency. The AOZ1019
operates at a fixed switching frequency range from
400kHz to 600kHz. It is recommended to choose a
crossover frequency less than 50kHz.
O
L
The zero is a ESR zero due to output capacitor and its
ESR. It is can be calculated by:
1
f
=
-------------------------------------------------
Z 1
2π × C × ESR
The strategy for choosing R and C is to set the cross
O
CO
C
C
over frequency with R and set the compensator zero
C
where;
is the output filter capacitor,
with C . Using selected crossover frequency, f , to
C
C
C
calculate R :
O
C
R is load resistor value, and
L
V
2π × C
O
O
ESR is the equivalent series resistance of output capacitor.
R
= f
×
C
×
----------- -----------------------------
CO
C
V
G
EA
× G
FB
CS
The compensation design is actually to shape the con-
verter close loop transfer function to get desired gain and
phase. Several different types of compensation network
can be used for AOZ1019. For most cases, a series
capacitor and resistor network connected to the COMP
pin sets the pole-zero and is adequate for a stable
high-bandwidth control loop.
where;
f is desired crossover frequency,
C
V
is 0.8V,
FB
-6
G
is the error amplifier transconductance, which is 200x10
EA
A/V, and
G
is the current sense circuit transconductance, which is
CS
5.64 A/V.
Rev. 1.0 September 2007
www.aosmd.com
Page 9 of 14
AOZ1019
The compensation capacitor C and resistor R together
The actual AOZ1019 junction temperature can be
C
C
make a zero. This zero is put somewhere close to the
calculated with power dissipation in the AOZ1019 and
thermal impedance from junction to ambient.
dominate pole f but lower than 1/5 of selected cross-
p1
over frequency. CC can is selected by:
T
= (P
–P
) × Θ
inductor _loss
junction
total_loss
JA
1.5
+ T
C
=
------------------------------------
ambient
C
2π × R × f
C
p1
The maximum junction temperature of AOZ1019 is
150°C, which limits the maximum load current capability.
Please see the thermal de-rating curves for the maximum
load current of the AOZ1019 under different ambient
temperature.
The equation above can also be simplified to:
C
× R
L
O
C
=
----------------------
C
R
C
The thermal performance of the AOZ1019 is strongly
affected by the PCB layout. Extra care should be taken
by users during design process to ensure that the IC
will operate under the recommended environmental
conditions.
An easy-to-use application software which helps to
design and simulate the compensation loop can be found
at www.aosmd.com.
Thermal Management and Layout
Consideration
Several layout tips are listed below for the best electric
and thermal performance. Figure 3 illustrates a single
layer PCB layout example as reference.
In the AOZ1019 buck regulator circuit, high pulsing cur-
rent flows through two circuit loops. The first loop starts
from the input capacitors, to the V pin, to the LX pins, to
IN
1. Do not use thermal relief connection to the V and
IN
the filter inductor, to the output capacitor and load, and
then return to the input capacitor through ground. Current
flows in the first loop when the high side switch is on.The
second loop starts from inductor, to the output capacitors
and load, to the PGND pin of the AOZ1019, to the LX
pins of the AOZ1019. Current flows in the second loop
when the low side diode is on.
the PGND pin. Pour a maximized copper area to the
PGND pin and the V pin to help thermal dissipation.
IN
2. Input capacitor should be connected to the V pin
IN
and the PGND pin as close as possible.
3. A ground plane is preferred. If a ground plane is not
used, separate PGND from AGND and connect them
only at one point to avoid the PGND pin noise
In PCB layout, minimizing the two loops area reduces the
noise of this circuit and improves efficiency. A ground
plane is recommended to connect input capacitor, output
capacitor, and PGND pin of the AOZ1019.
coupling to the AGND pin. In this case, a decoupling
capacitor should be connected between V pin and
IN
AGND pin.
4. Make the current trace from LX pins to L to Co to the
PGND as short as possible.
In the AOZ1019 buck regulator circuit, the two major
power dissipating components are the AOZ1019 and
output inductor. The total power dissipation of converter
circuit can be measured by input power minus output
power.
5. Pour copper plane on all unused board area and
connect it to stable DC nodes, like V , GND or V
.
IN
OUT
6. The two LX pins are connected to internal PFET
drain. They are low resistance thermal conduction
path and most noisy switching node. Connected a
copper plane to LX pin to help thermal dissipation.
This copper plane should not be too larger otherwise
switching noise may be coupled to other part of
circuit.
P
= V × I – V × I
IN IN O O
total_loss
The power dissipation of inductor can be approximately
calculated by output current and DCR of inductor.
2
P
= I × R
× 1.1
inductor
inductor _loss
O
7. Keep sensitive signal trace such as trace connected
with FB pin and COMP pin far away form the LX pins.
The power dissipation in Schottky can be approximated
as:
P
= I × (1 – D) × V
O FWSchottky
diode_loss
Rev. 1.0 September 2007
www.aosmd.com
Page 10 of 14
AOZ1019
Figure 3. AOZ1019 PCB Layout
Rev. 1.0 September 2007
www.aosmd.com
Page 11 of 14
AOZ1019
Package Dimensions
D
e
Gauge Plane
Seating Plane
0.25
8
L
E
E1
h x 45°
1
C
θ
7° (4x)
A2
A
0.1
A1
b
Dimensions in millimeters
Dimensions in inches
Symbols Min. Nom. Max.
Symbols Min.
Nom. Max.
0.053 0.065 0.069
0.004 0.010
0.049 0.059 0.065
2.20
A
A1
A2
b
1.35
0.10
1.25
0.31
0.17
4.80
3.80
1.65
—
1.75
0.25
1.65
0.51
0.25
5.00
4.00
A
A1
A2
b
—
1.50
—
0.012
0.007
—
—
0.020
0.010
c
—
c
5.74
D
E1
e
4.90
3.90
1.27 BSC
6.00
—
D
E1
e
0.189 0.193 0.197
0.150 0.154 0.157
0.050 BSC
1.27
E
5.80
0.25
0.40
0°
6.20
0.50
1.27
8°
E
0.228 0.236 0.244
h
h
0.010
0.016
0°
—
—
—
0.020
0.050
8°
L
—
L
0.80
θ
—
θ
Unit: mm
Notes:
1. All dimensions are in millimeters.
2. Dimensions are inclusive of plating
3. Package body sizes exclude mold flash and gate burrs. Mold flash at the non-lead sides should be less than 6 mils.
4. Dimension L is measured in gauge plane.
5. Controlling dimension is millimeter, converted inch dimensions are not necessarily exact.
Rev. 1.0 September 2007
www.aosmd.com
Page 12 of 14
AOZ1019
Tape and Reel Dimensions
SO-8 Carrier Tape
P1
P2
See Note 3
D1
T
See Note 5
E1
E2
E
See Note 3
B0
K0
D0
P0
A0
Feeding Direction
Unit: mm
Package
A0
B0
K0
D0
1.60
D1
E
E1
E2
P0
P1
P2
T
SO-8
6.40
5.20
2.10
1.50
12.00 1.75
5.50
8.00
4.00
2.00
0.25
(12mm) ±0.10 ±0.10 ±0.10 ±0.10 ±0.10 ±0.10 ±0.10 ±0.10 ±0.10 ±0.10 ±0.10 ±0.10
SO-8 Reel
W1
S
G
V
N
K
M
R
H
W
Tape Size Reel Size
M
N
W
W1
ø330.00 ø97.00 13.00 17.40
H
K
S
G
R
V
ø13.00
10.60
2.00
—
—
—
12mm
ø330
±0.50
±0.10 ±0.30 ±1.00
+0.50/-0.20
±0.50
SO-8 Tape
Leader/Trailer
& Orientation
Trailer Tape
300mm min. or
75 empty pockets
Components Tape
Orientation in Pocket
Leader Tape
500mm min. or
125 empty pockets
Rev. 1.0 September 2007
www.aosmd.com
Page 13 of 14
AOZ1019
AOZ1019 Package Marking
Z1019AI
FAYWLT
Part Number
Assembly Lot Code
Fab & Assembly Location
Year & Week Code
This datasheet contains preliminary data; supplementary data may be published at a later date.
Alpha & Omega Semiconductor reserves the right to make changes at any time without notice.
LIFE SUPPORT POLICY
ALPHA & OMEGA SEMICONDUCTOR PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL
COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS.
As used herein:
1. Life support devices or systems are devices or
systems which, (a) are intended for surgical implant into
the body or (b) support or sustain life, and (c) whose
failure to perform when properly used in accordance
with instructions for use provided in the labeling, can be
reasonably expected to result in a significant injury of
the user.
2. A critical component in any component of a life
support, device, or system whose failure to perform can
be reasonably expected to cause the failure of the life
support device or system, or to affect its safety or
effectiveness.
Rev. 1.0 September 2007
www.aosmd.com
Page 14 of 14
相关型号:
©2020 ICPDF网 联系我们和版权申明