AOZ8002DIL [AOS]
Transient Suppressor,;
| 型号： | AOZ8002DIL |
| 厂家： | 
ALPHA & OMEGA SEMICONDUCTORS |
| 描述： | Transient Suppressor, |
| 文件： | 总9页 (文件大小：356K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
AOZ8002
Ultra-Low Capacitance TVS Diode Array
General Description
Features
The AOZ8002 is a transient voltage suppressor array
designed to protect high speed data lines from ESD and
lightning.
● ESD protection for high-speed data lines:
– IEC 61000-4-2, level 4 (ESD) immunity test
– ±15kV (air discharge) and ±8kV (contact discharge)
– IEC 61000-4-5 (Lightning) 5A (8/20µs)
– Human Body Model (HBM) ±15kV
● Small package saves board space
● Low insertion loss
This device incorporates eight surge rated, low capaci-
tance steering diodes and a TVS in a single package.
During transient conditions, the steering diodes direct
the transient to either the positive side of the power
supply line or to ground. They may be used to meet the
ESD immunity requirements of IEC 61000-4-2, Level 4.
The TVS diodes provide effective suppression of ESD
voltages: ±15kV (air discharge) and ±8kV (contact
discharge).
● Protects four I/O lines
● Low capacitance between I/O lines: 0.9pF
● Low clamping voltage
● Low operating voltage: 5.0V
● Pb-free device
The AOZ8002 comes in a DFN-6 1.6mm x 1.6mm pack-
age and is rated over a -40°C to +85°C ambient tempera-
ture range. The AOZ8002 is compatible with both lead
free and SnPb assembly techniques. The small size, low
capacitance and high ESD protection makes it ideal for
protecting high speed video and data communication
interfaces.
● Halogen free
Applications
● USB 2.0 power and data line protection
● Video graphics cards
● Monitors and flat panel displays
● Digital Video Interface (DVI)
● 10/100/1000 Ethernet
● Notebook computers
Typical Application
USB Host
Controller
Downstream
Ports
+5V
VBUS
D+
R
R
T
T
D-
VBUS
GND
AOZ8002
+5V
VBUS
R
R
T
T
D+
D-
GND
Figure 1. 2 USB High Speed Ports
Rev. 1.7 July 2009
www.aosmd.com
Page 1 of 9
AOZ8002
Ordering Information
Part Number
Ambient Temperature Range
-40°C to +85°C
Package
Environmental
AOZ8002DIL
1.6mm x 1.6mm DFN-6
RoHS Compliant
Green Product
AOS Green Products use reduced levels of Halogens, and are also RoHS compliant.
Please visit www.aosmd.com/web/quality/rohs_compliant.jsp for additional information.
Pin Configuration
1
2
3
6
5
4
CH1
VN
CH4
VP
CH2
CH3
DFN-6
(Top View)
Absolute Maximum Ratings
Exceeding the Absolute Maximum ratings may damage the device.
Parameter
Rating
VP – VN
6V
5A
Peak Pulse Current (IPP), tP = 8/20µs
Storage Temperature (TS)
ESD Rating per IEC61000-4-2, Contact(1)
ESD Rating per IEC61000-4-2, Air(1)
ESD Rating per Human Body Model(2)
-65°C to +150°C
±8kV
±15kV
±15kV
Notes:
1. IEC 61000-4-2 discharge with CDischarge = 150pF, RDischarge = 330Ω.
2. Human Body Discharge per MIL-STD-883, Method 3015 CDischarge = 100pF, RDischarge = 1.5kΩ.
Maximum Operating Ratings
Parameter
Rating
-40°C to +85°C
Junction Temperature (TJ)
Rev. 1.7 July 2009
www.aosmd.com
Page 2 of 9
AOZ8002
Electrical Characteristics
TA = 25°C unless otherwise specified. Specifications in BOLD indicate a temperature range of -40°C to +85°C.
Symbol
Parameter
Conditions
Between pin 5 and 2(4)
Min.
Typ. Max. Units
VRWM
VBR
IR
Reverse Working Voltage
Reverse Breakdown Voltage IT = 1mA, between pins 5 and 2(5)
5.5
V
V
6.6
Reverse Leakage Current
Diode Forward Voltage
VRWM = 5V, between pins 5 and 2
IF = 15mA
1.0
1
µA
V
VF
0.70
0.85
VCL
Channel Clamp Voltage
Positive Transients
Negative Transient
IPP = 1A, tp = 100ns, any I/O pin to
Ground(3)(6)(8)
10.00
-2.00
V
V
Channel Clamp Voltage
Positive Transients
Negative Transient
IPP = 5A, tp = 100ns, any I/O pin to
Ground(3)(6)(8)
12.00
-3.00
V
V
Channel Clamp Voltage
Positive Transients
Negative Transient
IPP = 12A, tp = 100ns, any I/O pin to
Ground(3)(6)(8)
14.00
-5.00
V
V
Cj
Junction Capacitance
VR = 0V, f = 1MHz, any I/O pin to Ground(3)(6)
VR = 0V, f = 1MHz, between I/O pins(3)(6)
VR = 0V, f = 1MHz, any I/O pin to Ground(3)(7)
VR = 0V, f = 1MHz, between I/O pins(3)(6)
1.85
0.9
1.94
0.94
1.17
0.03
pF
pF
pF
pF
1.0
ΔCj
Channel Input Capacitance
Matching
Notes:
3. These specifications are guaranteed by design.
4. The working peak reverse voltage, VRWM, should be equal to or greater than the DC or continuous peak operating voltage level.
5. VBR is measured at the pulse test current IT.
6. Measurements performed with no external capacitor on VP (pin 5 floating).
7. Measurements performed with VP biased to 3.3 Volts (pin 5 @ 3.3V).
8. Measurements performed using a 100ns Transmission Line Pulse (TLP) system.
Rev. 1.7 July 2009
www.aosmd.com
Page 3 of 9
AOZ8002
Typical Performance Characteristics
Typical Variation of C vs V
IN
Clamping Voltage vs. Peak Pulse Current
(tperiod = 100ns, tr = 1ns)
R
(f = 1MHz, T = 25°C)
1.30
1.20
1.10
1.00
0.90
0.80
0.70
0.60
14
13
12
11
10
9
Vp (Pin 5) = 3.3V
8
7
6
0.00
1.00
2.00
3.00
4.00
5.00
0
2
4
6
8
10
12
Input Voltage (V)
Peak Pulse Current, I (A)
PP
Forward Voltage vs. Forward Current
I/O – Gnd Insertion Loss (S21) vs. Frequency
(tperiod = 100ns, tr = 1ns)
(Vp = 3.3V)
7
6
5
4
3
2
1
0
1
0
-1
-2
-3
-4
-5
-6
-7
-8
-9
-10
1
10
100
1,000
10,000
0
2
4
6
8
10
12
Forward Current (A)
Frequency (MHz)
ESD Clamping
8kV Contact per IEC61000-4-2
Analog Crosstalk (I/O–I/O) vs. Frequency
20
0
-20
-40
-60
-80
10
100
1000
Frequency (MHz)
Note: Data was taken with a 10X attenuator
Rev. 1.7 July 2009
www.aosmd.com
Page 4 of 9
AOZ8002
Application Information
The AOZ8002 TVS is design to protect four data lines
from fast damaging transient over-voltage by clamping it
to a reference. When the transient on a protected data
line exceed the reference voltage the steering diode is
forward bias thus, conducting the harmful ESD transient
away from the sensitive circuitry under protection.
reduced by using short trace lengths and multiple layers
with separate ground and power planes. One effective
method to minimize loop problems is to incorporate a
ground plane in the PCB design. The AOZ8002 ultra-low
capacitance TVS is designed to protect four high speed
data transmission lines from transient over-voltages by
clamping them to a fixed reference. The low inductance
and construction minimizes voltage overshoot during
high current surges. When the voltage on the protected
line exceeds the reference voltage the internal steering
diodes are forward biased, conducting the transient
current away from the sensitive circuitry.
PCB Layout Guidelines
Printed circuit board layout is the key to achieving the
highest level of surge immunity on power and data lines.
The location of the protection devices on the PCB is the
simplest and most important design rule to follow. The
AOZ8002 devices should be located as close as possible
to the noise source. The placement of the AOZ8002
devices should be used on all data and power lines that
enter or exit the PCB at the I/O connector. In most
systems, surge pulses occur on data and power lines
that enter the PCB through the I/O connector. Placing
the AOZ8002 devices as close as possible to the noise
source ensures that a surge voltage will be clamped
before the pulse can be coupled into adjacent PCB
traces. In addition, the PCB should use the shortest
possible traces. A short trace length equates to low
impedance, which ensures that the surge energy will be
dissipated by the AOZ8002 device. Long signal traces
will act as antennas to receive energy from fields that are
produced by the ESD pulse. By keeping line lengths as
short as possible, the efficiency of the line to act as an
antenna for ESD related fields is reduced. Minimize
interconnecting line lengths by placing devices with the
most interconnect as close together as possible. The
protection circuits should shunt the surge voltage to
either the reference or chassis ground. Shunting the
surge voltage directly to the IC’s signal ground can cause
ground bounce. The clamping performance of TVS
diodes on a single ground PCB can be improved by
minimizing the impedance with relatively short and wide
ground traces. The PCB layout and IC package parasitic
inductances can cause significant overshoot to the TVS’s
clamping voltage. The inductance of the PCB can be
Good circuit board layout is critical for the suppression
of ESD induced transients. The following guidelines are
recommended:
1. Place the TVS near the IO terminals or connectors to
restrict transient coupling.
2. Fill unused portions of the PCB with ground plane.
3. Minimize the path length between the TVS and the
protected line.
4. Minimize all conductive loops including power and
ground loops.
5. The ESD transient return path to ground should be
kept as short as possible.
6. Never run critical signals near board edges.
7. Use ground planes whenever possible.
8. Avoid running critical signal traces (clocks, resets,
etc.) near PCB edges.
9. Separate chassis ground traces from components
and signal traces by at least 4mm.
10. Keep the chassis ground trace length-to-width ratio
<5:1 to minimize inductance.
11. Protect all external connections with TVS diodes.
Rev. 1.7 July 2009
www.aosmd.com
Page 5 of 9
AOZ8002
VCC
Reset
Clock
I/O
SIM
GND
AOZ8002
SIM Card Port Connection
TPBIASx
TPAx+
1μ 56Ω
56Ω
IEEE 1394
Connector
IEEE 1394
PHY
TPAx-
TPBx+
TPBx-
56Ω
56Ω
270p
GND
5.1kΩ
AOZ8002
IEEE1394 Port Connection
AOZ8002
TRD0+
TRD0-
TRD1+
Ethernet
Controller
RJ45
Connector
TRD1-
TRD2+
TRD2-
TRD3+
TRD3-
AOZ8002
10/100 Ethernet Port Connection
Rev. 1.7 July 2009
www.aosmd.com
Page 6 of 9
AOZ8002
Package Dimensions, DFN 1.6mm x 1.6mm
D1
D
e
b
6
E
E1
L
1
TOP VIEW
R Pin 1 ID
e1
Pin 1 ID
BOTTOM VIEW
Dimensions in millimeters
Symbols Min. Nom. Max.
A
A1
b
0.50
0.00
0.22
0.55
0.02
0.60
0.05
0.28
0.25
c
1.52 REF.
1.60
D
1.55
0.95
1.55
0.55
1.65
1.05
1.65
0.65
A
D1
E
1.00
1.60
E1
e
0.60
0.50 BSC
1.0 REF
c
A1
SIDE VIEW
e1
L
0.225 0.275 0.325
0.20
R
Notes:
1. Dimensions and tolerancing conform to ASME Y14.5M-1994.
2. All dimensions are in millimeters.
Rev. 1.7 July 2009
www.aosmd.com
Page 7 of 9
AOZ8002
Tape and Reel Dimensions, DFN 1.6mm x 1.6mm
P2
Carrier Tape
P1
D0
D1
E1
K0
E2
E
B0
Ref. 3°
A0
P0
T
Feeding Direction
UNIT: mm
Package
A0
B0
K0
D0
D1
E
E1
E2
P0
P1
P2
T
DFN 1.6x1.6 1.80
0.05
1.80
0.05
0.69
0.05
1.55
0.05
0.080 8.00
1.75
0.10
3.50
0.05
4.00
0.10
4.00
0.10
2.00
0.10
0.20
0.05
0.05
0.10
Reel
W1
S
K
N
M
H
UNIT: mm
Tape Size Reel Size
8mm ø149
M
N
W1
H
S
K
R
ø179.0
0.50
55.0
8.4
13.0
1.5
Min.
10.1
Min.
2.7
0.20
0.50 +1.5/-0.0 +0.50/-0.0
Leader / Trailer & Orientation
Trailer Tape
300mm Min.
Components Tape
Orientation in Pocket
Leader Tape
500mm Min.
Rev. 1.7 July 2009
www.aosmd.com
Page 8 of 9
AOZ8002
Part Marking
AOZ8002DIL
(1.6 x 1.6 DFN)
PWL
Product Number Code
Underscore Denotes Green Product
Assembly Lot Code
Week Code
Alpha & Omega Semiconductor reserves the right to make changes to this data sheet at any time without
notice.
LIFE SUPPORT POLICY
ALPHA & OMEGA SEMICONDUCTOR PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL
COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS.
As used herein:
1. Life support devices or systems are devices or
systems which, (a) are intended for surgical implant into
the body or (b) support or sustain life, and (c) whose
failure to perform when properly used in accordance
with instructions for use provided in the labeling, can be
reasonably expected to result in a significant injury of
the user.
2. A critical component in any component of a life
support, device, or system whose failure to perform can
be reasonably expected to cause the failure of the life
support device or system, or to affect its safety or
effectiveness.
Rev. 1.7 July 2009
www.aosmd.com
Page 9 of 9
相关型号：
©2020 ICPDF网 联系我们和版权申明