HD74ALVC162834A_技术文档

HD74ALVC162834A

18-bit Universal Bus Driver with 3-state Outputs

and Inverted Latch Enable

ADE-205-293A (Z)

2nd. Edition

November 1999

Description

The HD74ALVC162834A is an 18-bit universal bus driver designed for 2.3 V to 3.6 V V_CCoperation.

Data flow from A to Y is controlled by the output enable (OE). The device operates in the transparent mode

when the latch enable (LE) is low. When LE is low, the A data is latched if the clock (CLK) input is held

at a high or low logic level. If the LE is high, the A data is stored in the latch/flip flop on the low to high

transition of CLK. When OE is high, the outputs are in the high impedance state.

To ensure the high impedance state during power up or power down, OE should be tied to V_CCthrough a

pullup registor; the minimum value of the registor is determined by the current sinking capability of the

driver.

All outputs, which are designed to sink up to 12 mA, include series dumping resistors to reduce overshoot

and undershoot.

Features

•

Supports PC133 and meets “PC SDRAM registered DIMM specification, Rev. 1.1”

V_CC= 2.3 V to 3.6 V

Typical V_OLground bounce < 0.8 V (@V_CC= 3.3 V, Ta = 25°C)

Typical V_OHundershoot > 2.0 V (@V_CC= 3.3 V, Ta = 25°C)

High output current ±12 mA (@V_CC= 3.0 V)

All outputs have series dumping resistors, so no external resistors are required

t_pd(CLK to Y) = 3.5 ns (Max) (@V_CC= 3.3±0.3 V, C_L= 50 pF, Ta = 0 to 85°C)

t_pd(CLK to Y) = 2.5 ns (Max) (@V_CC= 3.3±0.3 V, C_L= 30 pF, Ta = 0 to 85°C)

HD74ALVC162834A

Function Table

Inputs

OE

H

L

LE

X

CLK

A

X

L

Output Y

X

Z

L

X

L

X

H

L

H

L

H

↑

L

↑

H

X

H

*1

L

L or H

Y₀

H :

L :

X :

Z :

↑ :

High level

Low level

Immaterial

High impedance

Low to high transition

Note: 1. Output level before the indicated steady-state input conditions were established.

2

HD74ALVC162834A

Pin Arrangement

NC 1

56 GND

55 NC

2

NC

54

53

52

51

50

A1

Y1

GND

Y2

3

4

GND

A2

5

6

Y3

A3

7

V_CC

Y4

8

49 A4

Y5

A5

9

48

47

46

10

Y6

A6

11

12

13

14

15

16

17

GND

Y7

45 A7

Y8

A8

44

43

42

Y9

A9

Y10

Y11

Y12

A10

41 A11

A12

40

39 GND

38

GND 18

Y13

19

A13

37 A14

20

21

22

23

Y14

Y15

V_CC

Y16

A15

V_CC

A16

A17

GND

A18

CLK

GND

36

35

34

33

32

31

30

29

Y17 24

25

26

27

GND

Y18

OE

LE 28

(Top view)

3

HD74ALVC162834A

Absolute Maximum Ratings

Item

Symbol

Ratings

–0.5 to 4.6

–0.5 to V_CC+0.5

–50

Unit

V

Conditions

Supply voltage range

V_CC

*1

Input voltage range

V_I

V

*1,

2

Output voltage range

Input clamp current

Output clamp current

V_O

V

I_IK

mA

W

V_I< 0

I_OK

±50

V_O< 0 or V_O> V_CC

V_O= 0 to V_CC

Continuous output current

V_CC, GND current / pin

I_O

±50

I_CCor I_GND

P_T

±100

Maximum power dissipation

1

TSSOP

at Ta = 55°C (in still air) ^*3

Storage temperature range

Tstg

–65 to 150

°C

Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the

device. These are stress ratings only, and functional operation of the device at these or any other conditions

beyond those indicated under “recommended operating condition” is not implied. Exposure to absolute-

maximum-rated conditions for extended periods may affect device reliability.

Notes: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp

current ratings are observed.

2. The input and output positive-voltage ratings may be exceeded up to 4.6 V if the input and output

clamp-current ratings are observed.

3. The maximum power dissipation is calculated using a junction temperature of 150°C and board

trace length of 750 mils.

Recommended Operating Conditions

Item

Symbol

V_CC

Min

2.3

0

Max

3.6

V_CC

–6

–8

–12

6

Unit

V

Conditions

Supply voltage

Input voltage

V_I

V

Output voltage

High-level output current

V_O

0

V

I_OH

—

0

mA

V_CC= 2.3 V

V_CC= 2.7 V

V_CC= 3.0 V

V_CC= 2.3 V

V_CC= 2.7 V

V_CC= 3.0 V

Low-level output current

I_OL

mA

8

12

10

85

Input transition rise or fall rate

Operating free-air temperature

∆t/∆v

ns/V

Ta

–40

°C

Note: Unused or floating control pins must be held high or low.

4

HD74ALVC162834A

Logic Diagram

27

30

28

54

OE

CLK

LE

A1

1D

C1

3

Y1

CLK

To seventeen other channels

5

HD74ALVC162834A

Electrical Characteristics

Ta = –40 to 85°C

Item

Symbol V_CC(V)

Min

Max

—

Unit Test Conditions

Input voltage

V_IH

2.3 to 2.7 1.7

2.7 to 3.6 2.0

V

—

V_IL

2.3 to 2.7

2.7 to 3.6

—

0.7

0.8

—

V

Output voltage

V_OH

2.3 to 3.6 V_CC–0.2

V

I_OH= –100 µA

2.3

1.9

1.7

2.4

2.0

—

I_OH= –4 mA, V_IH= 1.7 V

I_OH= –6 mA, V_IH= 1.7 V

I_OH= –6 mA, V_IH= 2.0 V

I_OH= –8 mA, V_IH= 2.0 V

I_OH= –12 mA, V_IH= 2.0 V

I_OL= 100 µA

2.3

—

3.0

—

2.7

—

3.0

—

V_OL

2.3 to 3.6

2.3

0.2

0.4

0.55

0.6

0.8

±5.0

±10

40

V

—

I_OL= 4 mA, V_IL= 0.7 V

I_OL= 6 mA, V_IL= 0.7 V

I_OL= 6 mA, V_IL= 0.8 V

I_OL= 8 mA, V_IL= 0.8 V

I_OL= 12 mA, V_IL= 0.8 V

2.3

—

3.0

—

2.7

—

3.0

—

Input current

I_IN

3.6

—

µA V_IN= V_CCor GND

µA V_OUT= V_CCor GND

µA V_IN= V_CCor GND

Off state output current I_OZ

Quiescent supply current I_CC

3.6

—

3.6

—

∆I_CC

3.0 to 3.6

—

750

µA One input at (V_CC–0.6)V,

other inputs at V_CCor GND

6

HD74ALVC162834A

Switching Characteristics (Ta = –40 to 85°C)

Item

Symbol V_CC(V)

Min

150

1.0

—

Typ

—

4.0

6.0

7.0

Max

—

Unit From (Input) To (Output)

Maximum clock

frequency

f_max

2.5±0.2

2.7

MHz

—

3.3±0.3

2.5±0.2

2.7

—

Propagation delay time t_PLH

t_PHL

5.0

4.2

6.3

6.1

5.4

6.3

6.1

5.4

6.3

6.5

5.5

4.7

4.9

4.5

9.0

ns

A

Y

3.3±0.3

2.5±0.2

2.7

1.0

1.4

—

LE

CLK

OE

3.3±0.3

2.5±0.2

2.7

1.4

—

3.3±0.3

2.5±0.2

2.7

1.4

—

Output enable time

Output disable time

t_ZH

t_ZL

ns

3.3±0.3

2.5±0.2

2.7

1.1

1.0

—

t_HZ

t_LZ

3.3±0.3

3.3

1.3

3.3

3.0

Input capacitance

Output capacitance

C_IN

C_O

pF

Control inputs

Data inputs

Y ports

3.3

7

HD74ALVC162834A

Switching Characteristics (Ta = –40 to 85°C) (cont)

Item

Symbol V_CC(V)

Min

2.2

2.1

1.7

1.2

1.6

1.3

1.4

1.5

1.2

0.6

0.7

1.2

1.1

3.3

Typ

—

Max

—

Unit From (Input)

Setup time

t_su

2.5±0.2

2.7

ns

Data before CLK↑

3.3±0.3

2.5±0.2

2.7

Data before LE↑

CLK “H”

3.3±0.3

2.5±0.2

2.7

Data before LE↑

CLK “L”

3.3±0.3

2.5±0.2

2.7

Hold time

t_h

ns

Data after CLK↑

3.3±0.3

2.5±0.2

2.7

Data after LE↑

CLK “H” or “L”

3.3±0.3

2.5±0.2

2.7

Pulse width

t_w

ns

LE “L”

3.3±0.3

2.5±0.2

2.7

CLK “H” or “L”

3.3±0.3

Switching Characteristics (Ta = 0 to 85°C)

Item

Symbol V_CC(V) Min

Typ

Max

Unit FROM

(Input)

TO

(Output)

Propagation delay time C_L=50pF t_PLH, t_PHL3.3±0.3 1.4

—

3.5

2.5

—

ns

CLK

Y

C_L=30pF

3.3±0.3 0.7

3.3±0.3 1.0

3.3±0.3 0.6

Setup time

Hold time

t_su

t_h

ns

Data before CLK↑

Data after CLK↑

—

8

HD74ALVC162834A

Operating Characteristics (Ta = 25°C)

Item

Symbol V_CC= 2.5±0.2 V V_CC= 3.3±0.3 V Unit Test Conditions

Typ

22.0

5.0

Typ

24.5

6.0

Power dissipation Outputs enable C_pd

pF C_L= 0, f = 10 MHz

capacitance

Outputs disable

9

HD74ALVC162834A

Test Circuit

See under table

500 Ω

S1

OPEN

GND

*1

C_L

500 Ω

Load Circuit for Outputs

Vcc=2.7V,

Vcc=2.5±0.2V

Symbol

3.3±0.3V

t_PLH/ t_PHL

OPEN

t_su/ t_h/ t_w

t_ZH/ t_HZ

t_ZL/ t_LZ

C_L

GND

2 × V_CC

30 pF

GND

6.0 V

50 pF

Note:

1. C_Lincludes probe and jig capacitance.

10

HD74ALVC162834A

Waveforms – 1

t_r

t_f

V

IH

90 %

V_ref

90 %

V_ref

Input

10 %

GND

t_PHL

t_PLH

V_OH

Output

V_ref

V_OL

Waveforms – 2

t_r

V

IH

90 %

V_ref

Timing Input

Data Input

10 %

t_su

GND

t_h

V

IH

V_ref

GND

t_w

V

IH

V_ref

Input

GND

11

HD74ALVC162834A

Waveforms – 3

t_f

t_r

V

IH

90 %

V_ref

Output

Control

V_ref

10 %

t_ZL

10 %

GND

t_LZ

≈V_OH1

V_ref

Waveform - A

Waveform - B

V

ref1

V_OL

V_OH

t_ZH

t_HZ

V

ref2

V_ref

≈V_OL1

Vcc=2.7V,

Vcc=2.5±0.2V

TEST

3.3±0.3V

V_IH

V_CC

2.7 V

V_ref

1/2 V_CC

1.5 V

V_ref1

V_ref2

V_OH1

V_OL1

V_OL+0.15 V V_OL+0.3 V

V_OH–0.15 V V_OH–0.3 V

V_CC

3.0 V

GND

Notes:

1. All input pulses are supplied by generators having the following characteristics :

PRR ≤ 10 MHz, Zo = 50 Ω, t_r≤ 2.0 ns, t_f≤ 2.0 ns. (V_CC= 2.5±0.2 V)

PRR ≤ 10 MHz, Zo = 50 Ω, t_r≤ 2.5 ns, t_f≤ 2.5 ns. (V_CC= 2.7 V, 3.3±0.3 V)

2. Waveform – A is for an output with internal conditions such that the output is low except

when disabled by the output control.

3. Waveform – B is for an output with internal conditions such that the output is high except

when disabled by the output control.

4. The output are measured one at a time with one transition per measurement.

12

HD74ALVC162834A

IV Characteristics for Register Output (Measured value)

Weak condition HIGH

Vcc = 3.0 V, Ta = 85°C

V_OH(V)

0.0

0.5

1.0

1.5

2.0

2.5

3.0

0

-20

-40

-60

-80

-100

Strong condition HIGH

Vcc = 3.6 V, Ta = 0°C

V_OH(V)

0.0

0.5

1.0

1.5

2.0

2.5

3.0

3.5

4.0

0

-30

-60

-90

-120

-150

13

HD74ALVC162834A

Weak condition LOW

Vcc = 3.0 V, Ta = 85°C

120

100

80

60

40

20

0

0.0

0.5

1.0

1.5

2.0

2.5

3.0

V_OL(V)

Strong condition LOW

Vcc = 3.6 V, Ta = 0°C

150

120

90

60

30

0

0.0

0.5

1.0

1.5

2.0

2.5

3.0

3.5

4.0

V_OL(V)

14

HD74ALVC162834A

Package Dimensions

Unit : mm

+0.3

–0.1

14.00

56

29

28

1

0.50

+0.1

–0.05

M

0.08

0.20

8.10 ± 0.3

0.40 Max

10° Max

0.50 ± 0.1

0.10

Hitachi code

EIAJ code

JEDEC code

TTP-56D

—

15

HD74ALVC162834A

Cautions

1. Hitachi neither warrants nor grants licenses of any rights of Hitachi’s or any third party’s patent,

copyright, trademark, or other intellectual property rights for information contained in this document.

Hitachi bears no responsibility for problems that may arise with third party’s rights, including

intellectual property rights, in connection with use of the information contained in this document.

2. Products and product specifications may be subject to change without notice. Confirm that you have

received the latest product standards or specifications before final design, purchase or use.

3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However,

contact Hitachi’s sales office before using the product in an application that demands especially high

quality and reliability or where its failure or malfunction may directly threaten human life or cause risk

of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation,

traffic, safety equipment or medical equipment for life support.

4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly

for maximum rating, operating supply voltage range, heat radiation characteristics, installation

conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used

beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable

failure rates or failure modes in semiconductor devices and employ systemic measures such as fail-

safes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other

consequential damage due to operation of the Hitachi product.

5. This product is not designed to be radiation resistant.

6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without

written approval from Hitachi.

7. Contact Hitachi’s sales office for any questions regarding this document or Hitachi semiconductor

products.

Hitachi, Ltd.

Semiconductor & Integrated Circuits.

Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Tel: Tokyo (03) 3270-2111 Fax: (03) 3270-5109

URL

NorthAmerica

Europe

: http:semiconductor.hitachi.com/

: http://www.hitachi-eu.com/hel/ecg

Asia (Singapore)

Asia (Taiwan)

: http://www.has.hitachi.com.sg/grp3/sicd/index.htm

: http://www.hitachi.com.tw/E/Product/SICD_Frame.htm

Asia (HongKong) : http://www.hitachi.com.hk/eng/bo/grp3/index.htm

Japan

: http://www.hitachi.co.jp/Sicd/indx.htm

For further information write to:

Hitachi Semiconductor

(America) Inc.

Hitachi Europe GmbH

Hitachi Asia (Hong Kong) Ltd.

Group III (Electronic Components)

7/F., North Tower, World Finance Centre,

Harbour City, Canton Road, Tsim Sha Tsui,

Kowloon, Hong Kong

Tel: <852> (2) 735 9218

Fax: <852> (2) 730 0281

Hitachi Asia Pte. Ltd.

16 Collyer Quay #20-00

Hitachi Tower

Singapore 049318

Tel: 535-2100

Electronic components Group

Dornacher Straße 3

D-85622 Feldkirchen, Munich

Germany

Tel: <49> (89) 9 9180-0

Fax: <49> (89) 9 29 30 00

179 East Tasman Drive,

San Jose,CA 95134

Tel: <1> (408) 433-1990

Fax: <1>(408) 433-0223

Fax: 535-1533

Hitachi Asia Ltd.

Taipei Branch Office

3F, Hung Kuo Building. No.167,

Tun-Hwa North Road, Taipei (105)

Tel: <886> (2) 2718-3666

Fax: <886> (2) 2718-8180

Telex: 40815 HITEC HX

Hitachi Europe Ltd.

Electronic Components Group.

Whitebrook Park

Lower Cookham Road

Maidenhead

Berkshire SL6 8YA, United Kingdom

Tel: <44> (1628) 585000

Fax: <44> (1628) 778322

16


型号：	HD74ALVC162834A
厂家：	HITACHI SEMICONDUCTOR
描述：	18-bit Universal Bus Driver with 3-state Outputs and Inverted Latch Enable 18位通用总线驱动器与3态输出和反相锁存使能总线驱动器总线收发器逻辑集成电路光电二极管
文件：	总16页 (文件大小：64K)
中文：	中文翻译
下载：	下载PDF数据表文档文件

HD74ALVC162834A [HITACHI]

相关型号：

HD74ALVC162834AN

HD74ALVC162834AN-EL

HD74ALVC162834ANEL

HD74ALVC162834AT

HD74ALVC162834AT

HD74ALVC162834AT-EL

HD74ALVC162834ATEL

HD74ALVC162834T

HD74ALVC162834TEL

HD74ALVC162835

HD74ALVC162835

HD74ALVC162835A