IR1155SPBF [INFINEON]
PROGRAMMABLE FREQUENCY, ONE CYCLE CONTROL PFC IC; 可编程频率，单周期控制PFC IC
| 型号： | IR1155SPBF |
| 厂家： | 
Infineon |
| 描述： | PROGRAMMABLE FREQUENCY, ONE CYCLE CONTROL PFC IC |
| 文件： | 总21页 (文件大小：360K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
Feb 28, 2011
IR1155S
PROGRAMMABLE FREQUENCY, ONE CYCLE CONTROL PFC IC
Features
• VCC under voltage lockout
• Programmable soft start
• Micropower startup
• User initiated micropower “Sleep Mode”
• OVP/EN pin internal filtering for higher noise immunity
• 1.5A peak gate drive
• PFC IC with IR proprietary “One Cycle Control”
• Continuous conduction mode boost type PFC
• Programmable switching frequency (48k-200kHz)
• Average current mode control
• Output overvoltage protection
• Open loop protection
• Latch immunity and ESD protection
• Cycle by cycle peak current limit
Description
Package
The μPFC IR1155 power factor correction IC, based on IR proprietary "One
Cycle Control" (OCC) technique, provides for high PF, low THD and
excellent DC Bus regulation while enabling drastic reduction in component
count, PCB area and design time as compared to traditional solutions. The
IC is designed to operate in continuous conduction mode Boost PFC
converters with average current mode control over 85-264VAC input line
voltage range. Switching frequency can be programmed to anywhere
between 48kHz to 200kHz based on the specific application requirement.
In addition, IR1155 offers several advanced system-enabling and protective
features such as dedicated pin for over voltage protection, cycle by cycle
peak current limitation, open loop protection, VCC UVLO, soft-start and
micropower startup/sleep-mode with IC current consumption less than
200µA. The sleep mode, invoked by pulling the OVP/EN pin low, enables
compliance with standby power requirements mandated by regulations
such as Energy Star, Green Power, Blue Angel etc.
IR1155 Application Diagram
AC LINE
VOUT
-
+
AC NEUTRAL
1
2
3
4
8
7
6
5
COM GATE
FREQ VCC
ISNS VFB
OVP COMP
VCC
IR1155S
RTN
www.irf.com
© 2011 International Rectifier
IR1155S
Qualification Information
Industrial
Comments: This family of ICs has passed JEDEC’s Industrial
qualification. IR’s Consumer qualification level is granted by
Qualification Level
extension of the higher Industrial level.
MSL2 260°C
(per IPC/JEDEC J-STD-020)
Class A
Moisture Sensitivity Level
Machine Model
Human Body Model
(per JEDEC standard JESD22-A115)
Class 1B (passes 500V)
(per EIA/JEDEC standard EIA/JESD22-A114)
Class I, Level A
ESD
IC Latch-Up Test
RoHS Compliant
(per JESD78)
Yes
Absolute Maximum Ratings
Parameter
Symbol
Min.
Max.
Units
Remarks
VCC Voltage
VCC
VFREQ
VISNS
VFB, VOVP
VCOMP
VGATE
IISNS
-0.3
-0.3
-10
-0.3
-0.3
-0.3
-2
20
6.5
0.3
6.5
6.5
18
V
V
FREQ Voltage
ISNS Voltage
V
VFB, OVP Voltage
COMP Voltage
GATE Voltage
V
V
V
ISNS Current
2
mA
°C
°C
Junction Temperature
Storage Temperature
TJ
-40
-55
150
150
TS
Thermal Resistance
Junction to Ambient
RθJA
PD
128
976
°C/W
mW
Package Power Dissipation
TAMB = 25°C
Recommended Operating Conditions
Recommended operating conditions for reliable operation with margin
Parameter
Symbol
Min.
Typ.
Max.
Units Remarks
Supply Voltage
VCC
TJ
12
-25
48
19
V
Junction Temperature
Switching Frequency
125
200
°C
FSW
kHz
© 2011 International Rectifier
www.irf.com
2
IR1155S
Electrical Characteristics
The electrical characteristics involve the spread of values guaranteed within the specified supply voltage and
junction temperature range TJ from –25 °C to 125°C. Typical values represent the median values, which are
related to 25°C. If not otherwise stated, a supply voltage of VCC =15V is assumed for test condition.
Supply Section
Parameter
Symbol
Min.
Typ.
Max.
Units Remarks
VCC Turn On
Threshold
VCC ON
10.65
11.3
11.95
V
VCC Turn Off
Threshold (Under VCC UVLO
Voltage Lock Out)
9.2
9.8
10.4
V
V
VCC Turn On/Off
VCC HYST
1.5
10
Hysteresis
Operating Current
ICC
13
8
mA
Cload=1nF, FSW=181kHz
Standby Mode (Inactive Gate,
Inactive Internal Oscillator)
6
mA
VFB<VOLP
See State Transition Diagram
Startup Current
Sleep Current
ICCSTART
175
200
uA
uA
VCC=VCC ON - 0.1V
Sleep Mode (Inactive Gate,
Inactive Oscillator)
ISLEEP
125
- VOVP<VSLEEP,OFF
See State Transition Diagram
IC Enable threshold,
Bias on OVP pin
Sleep Mode
Threshold (Enable)
VSLEEP,ON
0.80
0.53
0.90
0.60
1.00
0.67
V
V
IC Disable threshold,
Bias on OVP pin
Sleep Mode
Threshold (Disable)
VSLEEP,OFF
© 2011 International Rectifier
www.irf.com
3
IR1155S
Oscillator Section
Parameter
Symbol
Min.
Typ.
Max.
Units Remarks
Switching Frequency
FSW
48
200
kHz 200khz:C=430pF approx.
48kHz: C=2nF approx.
Oscillator Charge Current
IOSC(CHG)
200
6.6
µA
Oscillator Discharge
Current
IOSC(DCHG)
mA
Oscillator Peak
Oscillator Valley
VOSC PK
4
2
V
V
VOSC VAL
5
8
1
%
%
%
%
%
%
%
C=2nF, TA = 25°C
C=500pF, TA = 25°C
14V < VCC < 19V
-25°C ≤ TJ ≤ 125°C
Line & Temperature
Initial Accuracy
FSW ACC
Voltage Stability
VSTAB
TSTAB
FVT
0.2
2
Temperature Stability
Total Variation
10
Maximum Duty Cycle
Minimum Duty Cycle
DMAX
DMIN
94
99
0
Pulse Skipping
Protection Section
Parameter
Symbol
Min.
Typ.
Max.
Units
Remarks
Open Loop Protection
(OLP) VFB Threshold
V OLP
17
19
21
% VREF Bias on VFB pin
Output Over Voltage
Protection (OVP)
V OVP
104.5
100.2
106.5
102.2
108.5
104.2
% VREF Bias on OVP/EN pin
% VREF Bias on OVP/EN pin
Output Over Voltage
Protection (OVP) Reset
VOVP(RST)
Peak Current Limit
Protection (IPK LMT) ISNS
Voltage Threshold
V ISNS
-0.85
-0.77
-0.69
-0.2
V
Bias on ISNS pin
OVP Input Bias Current
IOVP(Bias)
µA
© 2011 International Rectifier
www.irf.com
4
IR1155S
Internal Voltage Reference Section
Parameter
Symbol
Min.
Typ.
Max.
Units Remarks
TA = 25°C
mV 14 V < VCC < 19V
Reference Voltage
Line Regulation
Temp Stability
VREF
RREG
4.9
5
5.1
20
V
10
0.4
TSTAB
ΔVTOT
%
V
-25°C ≤ TAMB ≤ 125°C
Total Variation
4.85
5.1
Line & Temperature
Voltage Error Amplifier Section
Parameter
Symbol
Min.
35
Typ.
Max.
65
Units Remarks
Transconductance
gm
50
44
µS
IOVEA(SRC)
30
58
µA
TAMB = 25°C
Source Current
Sink Current
20
44
90
-25°C ≤TAMB≤ 125°C
TAMB = 25°C
IOVEA(SNK)
-57
-90
-43
-43
35
-30
-20
µA
-25°C ≤TAMB≤ 125°C
tSS
msec RGAIN = 1kΩ, CZERO = 0.33uF,
Soft Start Delay Time
VCOMP Voltage (Fault)
CPOLE = 0.01uF
@ 100µA steady state
current
VCOMP FLT
1
1.4
V
Effective VCOMP Voltage
VFB Input Bias Current
Output Low Voltage
Output High Voltage
VCOMP EFF
IIB(Bias)
4.6
4.9
5.2
-0.2
0.25
5.4
V
µA
V
VFB=4.9V
VOL
VOH
5
V
VCOMP START
240
340
460
mV
VCOMP Start Voltage
© 2011 International Rectifier
www.irf.com
5
IR1155S
Current Amplifier Section
Parameter
Symbol
Min.
Typ.
Max.
Units Remarks
DC Gain
gDC
fC
3.1
5
V/V
Corner Frequency
Input Offset Voltage
ISNS Bias Current
Blanking Time
kHz
mV
µA
- Average current mode, Note 1
Note 1
VIO
4
16
-13
520
IISNS(Bias)
TBLANK
-57
220
370
ns
Gate Driver Section
Parameter
Symbol
Min.
Typ.
Max.
Units Remarks
Gate Low Voltage
VGLO
0.8
14
V
V
IGATE=200mA
Internal Gate clamp
CC = 11.5V
12
10
13
Gate High Voltage
VGTH
V
V
Rise Time
tr
tf
20
20
ns
ns
A
CLOAD = 1nF
Fall Time
CLOAD = 1nF
Output Peak Current
Gate Voltage @ Fault
IOPK
VG fault
1.5
CLOAD = 10nF, Note 1
IGATE = 20mA
0.08
V
Note 1 – Guaranteed by design, but Not tested in production
© 2011 International Rectifier
www.irf.com
6
IR1155S
Lead Assignments & Definitions
Lead Assignment
Pin# Symbol
Description
Ground
1
COM
FREQ
ISNS
OVP
1
2
3
4
8
7
6
5
2
Frequency Set
Current Sense
3
4
5
6
7
8
Output Over Voltage Detect / Enable
Voltage Loop Compensation
Output Voltage Sense
IC Supply Voltage
COMP
VFB
VCC
GATE
Gate Drive Output
© 2011 International Rectifier
www.irf.com
7
IR1155S
Block Diagram
OSC
FREQ
ISNS
VBIAS
OVP
OVP
Peak
Overcurrent
Comparator
VOVP
V BIAS
Overvoltage
Comparator
V BIAS
SET
OSCILLATOR
OCP
VBIAS
RESET
VISNS(PK)
GATE OFF
V BIAS
SLEEP
Blanking
Pulse at Ton
VSLEEP
Enable
Comparator
(SLEEP MODE)
BLANK
-
MAX
DUTY CYCLE
LIMIT
+
OVP
GATE OFF
MAX
DUTY
V BIAS
VREF
V BIAS
V BIAS
VCC
V BIAS
Vm
VSUMMER
S
VFB
Q
RAMP
PWM OFF
GATE
R1
VCOMP
0
COMP
RESET
UVLO
VCC
VCOMP Discharge
VCC OK
VOVP = 106% VREF
VREF
Internal Rail
&
Precision
Reference
V BIAS
STNDBY
Q
Q
S1
R
80% VREF
VOLP
SLEEP
(POWER
OFF)
UVLO/SLEEP
Open Loop
Comparator
(Stand-By Mode)
VOUV = 50% VREF
VOLP = 19%VREF
250mV
VCOMP Discharge
Threshold
Comparator
VSLEEP
250mV
COM
© 2011 International Rectifier
www.irf.com
8
IR1155S
State & Transition Diagrams
Note: Soft-Start & Normal modes are essentially the same (differentiation above is for purpose of clarity
only)
© 2011 International Rectifier
www.irf.com
9
IR1155S
Timing Diagrams
106.5% VREF
100% VREF
102.2% VREF
19% VREF
SOFT
START
STAND_BY
(OLP)
OVP
NORMAL STAND-BY
(OLP)
Output Protection
VCC(ON)
VCC(UVLO)
UVLO
NORMAL
UVLO
VCC Undervoltage Lockout
© 2011 International Rectifier
www.irf.com
10
IR1155S
IR1155 General Description
The μPFC IR1155 IC is intended for power factor
correction in continuous conduction mode Boost
PFC converters operating at fixed switching
frequency with average current mode control.
The switching frequency is programmable any
where from 48kHz to 200khz. The IC operates
according to IR's proprietary "One Cycle Control"
(OCC) PFC algorithm, which is based on the re-
settable integrator principle. When operating a
AC-DC Boost converter, power factor correction
can be achieved using this algorithm without AC
input line sensing.
Feature set
The IR1155 offers a host of advanced features and
system protections functions, which makes it the
most feature-intensive IC in PFC market in a
compact 8-pin package.
User-Programmable Switching Frequency
IR1155 IC operates under fixed switching
frequency. The switching frequency is user-
programmed by inserting a capacitor between
FREQ & COM pins. A pair of current sources inside
the IC source/sink current in/out of the capacitor
alternately thus generating a constant-slope saw-
tooth ramp signal between a pre-determined peak &
valley voltage pair (typically between 2V to 4V). This
saw-tooth signal is the oscillator signal of the IC.
The frequency of operation of the IC can be
programmed anywhere between 48kHz and 200kHz
by suitably sizing the capacitor. The oscillator signal
is a key control signal and is used by the resettable
integrator block of the IC to generate the internal
PWM ramp every switching cycle.
Theory of Operation
The OCC algorithm works using two loops - a
slow outer voltage loop and a fast inner current
loop. The outer voltage loop monitors the VFB
pin to maintain regulation of boost converter
output voltage and generates a constant error
signal. The inner current loop exploits the
embedded input voltage information in the boost
converter duty cycle to generate a current
reference for power factor correction.
The
combination of the two control elements forces
the amplitude and shape of the input current to
be proportional to and in phase with the input
voltage while maintaining output voltage
regulation. This is true so long as operation in
continuous conduction mode is maintained.
Average current mode operation is envisaged by
filtering the switching frequency ripple from the
current sense signal in the current loop using an
on-chip filter.
IC Supply Circuit & Low start-up current
The IR1155 UVLO circuit maintains the IC in UVLO
mode during start-up if VCC pin voltage is less than
the VCC turn-on threshold, VCC,ON and current
consumption is less than ICC,START. Should VCC pin
voltage should drop below UVLO threshold VCC, UVLO
anytime after start-up, the IC is pushed back into
UVLO mode (VCOMP pin is discharged) and VCC
pin has to exceed VCC,ON again to re-start operation.
It is noted that there is no internal clamping of the
VCC pin.
The IC determines the boost converter
instantaneous duty cycle using the voltage
feedback loop error signal Vm and the current
sense signal VISNS, which is the voltage at the
current sense pin of the IC. The PWM ramp is
generated using a resettable integrator that
tracks Vm every switching cycle. The current
sense signal is amplified by the current amplifier
averaged to remove the ripple component and
fed into the summing node where it is subtracted
from the voltage error signal, Vm. The resulting
voltage (Vm - gDC.VISNS) is compared with the
PWM ramp signal by the PWM comparator to
determine the gate drive duty cycle. The
instantaneous duty cycle is mathematically given
by:
User initiated Micropower Sleep mode
The IC can be actively pushed into a micropower
sleep mode where current consumption is less than
ICC,SLEEP by pulling OVP/EN pin below the Sleep
threshold, VSLEEP(OFF), even while VCC is above
VCC,ON. This allows the user to disable PFC during
application stand-by situations in order to meet
regulations (Blue Angel, Green Power etc). When
OVP/EN pin is pulled low, the VCOMP pin of the IC
is actively discharged as the IC is relegated to the
Sleep mode. This enables the IC to go through soft-
start when the IC is re-enabled. Since VSLEEP(OFF) is
less than 1V, even logic level signals can be
employed to disable and enable the IC.
D = (Vm - gDC.VISNS) /Vm
A more detailed description of IR1155 theory of
operation is available in Application Note.
© 2011 International Rectifier
www.irf.com
11
IR1155S
IR1155 General Description
Programmable Soft Start
- Soft-current limit is an output voltage fold-back type
protection feature that is encountered when the RMS
current in the PFC converter exceeds a certain
magnitude that causes the internal error signal of the
voltage feedback, Vm to saturate at its highest value.
Amplitude of Vm signal is directly proportional to the
RMS input current admitted into the PFC converter.
In effect, once Vm saturates, the maximum RMS
current admissible into the PFC converter has been
encountered. Any attempt to increase the RMS
current beyond this limit causes the IC to limit the
duty cycle delivered to the PFC converter, which then
has the effect of causing the DC bus voltage to droop
i.e. output voltage folds-back. The current level at
which Vm saturates is closely related to the value of
the current sense resistor selected for the PFC
converter. In one way, this feature can be perceived
to offer an overpower limitation of sorts at the
conditions at which current sense design is
The soft start process controls the rate of rise of
the voltage feedback loop error signal thus
providing a linear control on RMS input current
that the PFC converter will admit. The soft start
time is essentially controlled by voltage error
amplifier compensation components selected and
is therefore user programmable to some degree
based on desired loop crossover frequency.
Gate Drive Capability
The gate drive output stage of the IC is a totem
pole driver with 1.5A peak current drive
capability. The gate drive is internally clamped at
13V (Typ). Gate drive buffer circuits can be easily
driven with the GATE pin of the IC to suit any
system power level.
System Protection Features
IR1155 protection features include DC bus
Overvoltage protection (OVP) via a dedicated pin,
Open-loop protection (OLP), Cycle-by-cycle peak
current limit (IPK LIMIT), Soft-current limit and
VCC under voltage lock-out (UVLO).
performed (minimum VAC & maximum output
power). For details, please refer to IR1155
Application Note.
-
Cycle-by-cycle peak current limit protection
instantaneously turns-off the gate output whenever
the ISNS pin voltage exceeds VISNS(PK) threshold in
magnitude. The gate drive output is re-enabled only
after the magnitude of the ISNS pin voltage drops
below the VISNS(PK) threshold. It is clarified that even
though the IC operates based on average current
mode control, since the averaging circuit is
decoupled from the peak current limit comparator
input, the IC is still able to provide instantaneous
response to a system overcurrent condition. This
protection feature incorporates a leading edge
blanking circuit following the comparator to improve
noise immunity.
- Overvoltage voltage protection (OVP) feature in
IR1155 is achieved using a dedicated pin called
the OVP/EN pin. The input of OVP comparator is
connected the OVP pin. When the OVP pin
voltage exceeds VOVP, an overvoltage situation is
detected and the gate drive is immediately
terminated. The gate drive is re-enabled only
after OVP pin voltage drops below VOVP(RST). The
use of a dedicated OVP/EN pin ensures that the
system
is
protected
from
catastrophic
overvoltages, even if the feed-back loop
(connected to the VFB pin) encounters any
failure. This ensures the best possible system
overvoltage protection against extremes of
situations.
- VCC Under Voltage Lockout protection maintains
the IC in a low current consumption, UVLO mode
during start-up if VCC pin voltage is less than the
VCC turn-on threshold, VCC,ON. In UVLO mode the
current consumption is less than ICC,START which is
typically about 200uA. Should VCC pin voltage
should drop below UVLO threshold VCC, UVLO anytime
after start-up, the IC is pushed back into UVLO mode
(VCOMP pin is discharged) and VCC pin has to
exceed VCC,ON again to re-start operation.
- Open Loop Protection (OLP) is activated
whenever the VFB pin voltage falls below VOLP
threshold. The gate drive is then immediately
disabled, VCOMP is actively discharged and the
IC is pushed into Stand-by mode. The IC will re-
start (with soft-start) once the VFB pin voltage
exceeds VOLP again. There is no voltage
hysteresis associated with this feature. During
start-up the IC is held in Stand-by until this pin
exceeds VOLP
.
© 2011 International Rectifier
www.irf.com
12
IR1155S
IR1155 Pin Description
The FREQ-COM loop represents yet another very
important control loop to the IC and hence a
dedicated PCB trace loop is recommended in lay-
out (star-connection to GND potential) for noise
free, stable operation.
Pin COM: This is ground potential pin of the IC.
All internal devices are referenced to this point. A
star-connection point, very close to this pin, is
recommended in PCB lay-out in order to
reference the return traces of the various control
loops to the COM potential of the IC.
Pin OVP/EN: The OVP/EN pin is connected to the
input of the overvoltage comparator and is used to
detect output overvoltage situations. The output
voltage information is communicated to the OVP pin
using a resistive divider. This pin also serves the
second purpose of an ENABLE pin. The OVP/EN
pin can be used to activate the IC into “micropower
sleep” mode by pulling the voltage on this pin below
the VSLEEP threshold.
Pin COMP: External circuitry from this pin to
ground compensates the system voltage loop and
programs the soft start time. The COMP pin is
essentially the output of the voltage error
amplifier. VCOMP is actively discharged using an
internal switch
&
resistance inside the IC
whenever the IC is pushed into Stand-by mode
(Open Loop Condition) or UVLO/Sleep mode. The
IC is designed not to start-up (from UVLO, Sleep
or Stand-by modes) when there is a pre-bias on
VCOMP pin that is greater than VCOMP,START. The
VCOMP-COM loop represents a very important
control loop to the IC and hence a dedicated PCB
trace loop is recommended for layout (star-
connection to GND potential) for noise free, stable
operation.
Pin VFB: The converter output voltage is sensed
via a resistive divider and fed into this pin. VFB pin
is the inverting input of the output voltage error
amplifier. The non-inverting input of this amplifier is
connected to an internal 5V reference. The
impedance of the divider string must be low enough
that it does not introduce substantial error due to the
input bias currents of the amplifier, yet high enough
to minimize power dissipation. Typical value of
external divider impedance will be 1MΩ. VFB pin is
also the inverting input to the Open Loop
comparator. The IC is held in Stand-by Mode
whenever VFB pin voltage is below VOLP threshold.
Pin ISNS: ISNS pin is the inverting input to the
current sense amplifier of the IC. The voltage at
this pin is the negative voltage drop sensed
across the system current sense resistor and thus
represents the inductor current sense signal to the
IC for determining gate drive duty cycle. ISNS pin
is also the inverting input to the cycle-by-cycle
peak current limit comparator. Whenever this pin
voltage exceeds VISNS(PK) threshold in magnitude,
the gate drive is instantaneously disabled. Any
external filtering of the ISNS pin must be
performed carefully in order to ensure that the
integrity of the current sense signal is maintained
for cycle-by-cycle protection.
Pin VCC: This is the supply voltage pin of the IC
and sense node for the under-voltage lock out
circuit. It is possible to turn off the IC by pulling this
pin below the minimum turn off threshold voltage,
VCC,UVLO without damage to the IC. This pin is not
internally clamped.
Pin GATE: This is the gate drive output of the IC.
This drive voltage is internally clamped to 13V(Typ)
and provides a drive current of ±1.5A peak with
matched rise and fall times.
Pin FREQ: This is the user-programmable
frequency pin. The switching frequency is
programmed by inserting a capacitor between
FREQ & COM pins. A pair of current sources
inside the IC source/sink current in/out of the
capacitor alternately thus generating a constant-
slope saw-tooth ramp signal between a pre-
determined peak & valley voltage pair (typically
between 2V to 4V). This saw-tooth signal is the
oscillator signal of the IC. The frequency of
operation of the IC can be programmed anywhere
between 48kHz and 200kHz by suitably sizing the
capacitor.
© 2011 International Rectifier
www.irf.com
13
IR1155S
IR1155 Modes of operation (refer to States & Transitions Diagram)
UVLO/Sleep Mode: The IC is in the UVLO/Sleep
mode when either the VCC pin voltage is below
VCC,UVLO and/or the OVP/EN pin voltage is below
For all practical purposes, the Soft-start mode of
the IC is the same as the Normal mode (only
difference being that the DC bus voltage is
approaching the regulation point). All protection
functions of the IC are active during soft-start
mode.
VSLEEP. The UVLO/Sleep mode is accessible from
any other state of operation. This mode can be
actively invoked by pulling the OVP/EN pin below
the Sleep threshold VSLEEP even if VCC pin
voltage is above VCC,ON. In the UVLO/Sleep state,
the gate drive circuit is inactive, most of the
internal circuitry is unbiased and the IC draws a
quiescent current of ISLEEP which is typically 200uA
or less. Also, the internal logic of the IC ensures
that whenever the UVLO/Sleep mode is actively
invoked, the COMP pin is actively discharged
below VCOMP,START prior to entering the sleep
mode, in order to facilitate soft-start upon
resumption of operation.
Normal Mode: The IC enters the normal operating
mode seamlessly following conclusion of soft-start.
At this point the DC bus is well regulated and all
protection functions of the IC are active. If, from
the normal mode, the IC is pushed into either a
Stand-by mode or Sleep mode then COMP pin is
actively discharged below VCOMP,START and system
will go through soft-start upon resumption of
operation.
OVP Mode: The IC enters OVP fault mode
whenever an overvoltage condition is detected. A
system overvoltage condition is recognized when
OVP/EN pin voltage exceeds VOVP threshold. When
this happens the IC immediately disables the gate
drive. The gate drive is re-enabled only when
OVP/EN pin voltage is less than VOVP(RST)
threshold. This state is accessible from both the
soft start and normal modes of operation.
Stand-by Mode: The IC is placed in Stand-by
mode whenever an Open-loop situation is
detected. An open-loop situation is sensed
anytime VFB pin voltage is less than VOLP
. All
internal circuitry is biased in the Stand-by Mode,
but the gate is inactive and the IC draws a few mA
of current. This state is accessible from any other
state of operation of the IC. COMP pin is actively
discharged to below VCOMP,START whenever this
state is entered from normal operation in order to
facilitate soft-start upon resumption of operation.
IPK LIMIT Mode: The IC enters IPK LIMIT fault
mode whenever the magnitude of ISNS pin voltage
exceeds the VISNS(PK) threshold triggering cycle-by-
cycle peak over current protection. When this
happens, the IC immediately disables the gate
drive. Gate drive is re-enabled when magnitude of
ISNS pin voltage drops below VISNS(PK) threshold.
This state is accessible from both the soft start and
normal modes of operation.
Soft Start Mode: During system start-up, the soft-
start mode is activated once the VCC voltage has
exceeded VCC,ON, the VFB pin voltage has
exceeded VOLP and OVP pin voltage has
exceeded VSLEEP(ON). The soft start time is the time
required for the VCOMP voltage to charge
through its entire dynamic range i.e. through
VCOMP,EFF. As a result, the soft-start time is
dependent upon the component values selected
for compensation of the voltage loop on the
COMP pin. As VCOMP voltage raises gradually,
the IC allows a higher and higher RMS current
into the PFC converter. This controlled increase
of the input current amplitude contributes to
reducing system component stress during start-
up. It is clarified that, during soft-start, the IC is
capable of full duty cycle modulation (from 0% to
MAX DUTY), based on the instantaneous ISNS
signal from system current sensing. .
© 2011 International Rectifier
www.irf.com
14
IR1155S
Figure 1: Supply Current vs.
Supply Voltage
Figure 2: Undervoltage Lockout vs.
Temperature
Figure 3: Icc Current vs. Temperature
(@181kHz frequency)
Figure 4: Startup Current and Sleep
Current vs. Temperature
© 2011 International Rectifier
www.irf.com
15
IR1155S
Figure 5: Switching Frequency vs.
Temperature
Figure 6: Reference Voltage vs.
Temperature
Figure 8: Voltage Error Amplifier Source
& Sink Current vs. Temperature
Figure 7: Voltage Error Amplifier
Transconductance vs. Temperature
© 2011 International Rectifier
www.irf.com
16
IR1155S
Figure 10: Peak Current Limit Threshold
Figure 9: Current Amplifier DC Gain vs.
Temperature
VISNS(PK) vs. Temperature
Figure 12: Oscillator Frequency vs.
Programming Capacitor
Figure 11: Over Voltage Protection
Thresholds vs. Temperature
© 2011 International Rectifier
www.irf.com
17
IR1155S
Package Details: SOIC8N
© 2011 International Rectifier
www.irf.com
18
IR1155S
Tape and Reel Details: SOIC8N
LOADED TAPE FEED DIRECTION
A
B
H
D
F
C
NOTE : CONTROLLING
DIMENSION IN MM
E
G
CARRIER TAPE DIMENSION FOR 8SOICN
Metric
Imperial
Min
0.311
0.153
0.46
Code
A
B
C
D
E
F
G
H
Min
7.90
3.90
11.70
5.45
6.30
5.10
1.50
1.50
Max
8.10
4.10
12.30
5.55
6.50
5.30
n/a
Max
0.318
0.161
0.484
0.218
0.255
0.208
n/a
0.214
0.248
0.200
0.059
0.059
1.60
0.062
F
D
B
C
A
E
G
H
REEL DIMENSIONS FOR 8SOICN
Metric
Imperial
Code
A
B
C
D
E
F
G
H
Min
329.60
20.95
12.80
1.95
98.00
n/a
14.50
12.40
Max
330.25
21.45
13.20
2.45
102.00
18.40
17.10
14.40
Min
12.976
0.824
0.503
0.767
3.858
n/a
Max
13.001
0.844
0.519
0.096
4.015
0.724
0.673
0.566
0.570
0.488
© 2011 International Rectifier
www.irf.com
19
IR1155S
Part Marking Information
© 2011 International Rectifier
www.irf.com
20
IR1155S
Ordering Information
Standard Pack
Base Part Number Package Type
Complete Part Number
Form
Quantity
95
Tube/Bulk
IR1155SPBF
SOIC8N
IR1155S
Tape and Reel 2500
IR1155STRPBF
The information provided in this document is believed to be accurate and reliable. However, International Rectifier assumes no
responsibility for the consequences of the use of this information. International Rectifier assumes no responsibility for any infringement
of patents or of other rights of third parties which may result from the use of this information. No license is granted by implication or
otherwise under any patent or patent rights of International Rectifier. The specifications mentioned in this document are subject to
change without notice. This document supersedes and replaces all information previously supplied.
For technical support, please contact IR’s Technical Assistance Center
http://www.irf.com/technical-info/
WORLD HEADQUARTERS:
233 Kansas St., El Segundo, California 90245
Tel: (310) 252-7105
© 2011 International Rectifier
www.irf.com
21
相关型号：
©2020 ICPDF网 联系我们和版权申明