IRFH7446_技术文档

StrongIRFET

IRFH7446PbF

HEXFET^®Power MOSFET

Applications

l Brushed Motor drive applications

l BLDC Motor drive applications

l PWM Inverterized topologies

l Battery powered circuits

l Half-bridge and full-bridge topologies

l Synchronous rectifier applications

l Resonant mode power supplies

l OR-ing and redundant power switches

l DC/DC and AC/DC converters

V_DSS

R_DS(on)typ.

max.

40V

2.5mΩ

3.3mΩ

117A

I_{D (Silicon Limited)}

I_D

85A

(Package Limited)

Benefits

l Improved Gate, Avalanche and Dynamic dV/dt

Ruggedness

l Fully Characterized Capacitance and Avalanche

SOA

l Enhanced body diode dV/dt and dI/dt Capability

l RoHS Compliant containing no Lead, no Bromide,

and no Halogen

PQFN 5X6 mm

Base Part Number

Package Type

Standard Pack

Form

Tape and Reel

Orderable part number

Note

Quantity

4000

IRFH7446PBF

PQFN 5mm x 6mm

IRFH7446TRPBF

IRFH7446TR2PBF

400

EOL notice #259

8.0

7.0

6.0

5.0

4.0

3.0

2.0

1.0

125

100

75

50

25

0

I

= 50A

D

Limited By Package

T

= 125°C

J

T

= 25°C

J

4

6

8

10

12 14 16

18 20

25

50

T

75

100

125

150

, Case Temperature (°C)

C

V

Gate -to -Source Voltage (V)

GS,

Fig 2. Maximum Drain Current vs. Case Temperature

Fig 1. Typical On-Resistance vs. Gate Voltage

1

Submit Datasheet Feedback

August 28, 2015

IRFH7446PbF

Absolute Maximum Ratings

Symbol

Parameter

Max.

Units

117

I_D@ T_C= 25°C

I_D@ T_C= 100°C

I_D@ T_C= 25°C

I_DM

Continuous Drain Current, V_GS@ 10V (Silicon Limited)

Continuous Drain Current, V_GS@ 10V (Package Limited)

Pulsed Drain Current

74

85

A

468

Maximum Power Dissipation

78

P_D@T_C= 25°C

W

Linear Derating Factor

0.63

W/°C

V

Gate-to-Source Voltage

± 20

V_GS

T_J

Operating Junction and

-55 to + 150

°C

Storage Temperature Range

T_STG

Avalanche Characteristics

Single Pulse Avalanche Energy

Avalanche Current

E_{AS (Thermally limited)}

78

152

mJ

E_{AS (Thermally limited)}

I_AR

See Fig. 14, 15, 22a, 22b

A

Repetitive Avalanche Energy

E_AR

mJ

Thermal Resistance

Symbol

Parameter

Junction-to-Case

Typ.

–––

Max.

1.6

Units

R_θJC(Bottom)

R_θJC(Top)

Junction-to-Case

31

35

23

°C/W

Junction-to-Ambient

R_θJA

R_θ_JA(<10s)

Static @ T_J= 25°C (unless otherwise specified)

Symbol

V_(BR)DSS

Parameter

Min. Typ. Max.

40 ––– –––

––– 0.032 –––

Units

V

Conditions

Drain-to-Source Breakdown Voltage

Breakdown Voltage Temp. Coefficient

Static Drain-to-Source On-Resistance

V_GS= 0V, I_D= 250µA

Reference to 25°C, I_D= 1.0mA

V_GS= 10V, I_D= 50A

V

/ T

∆

V/°C

∆

(BR)DSS

J

m

R_DS(on)

–––

2.2

2.5

3.8

3.3

–––

3.9

Ω

m

V_GS= 6.0V, I_D= 50A

V_DS= V_GS, I_D= 100µA

V_DS= 40V, V_GS= 0V

Ω

V_GS(th)

I_DSS

Gate Threshold Voltage

–––

1.5

V

Drain-to-Source Leakage Current

–––

1.0

µA

150

100

-100

–––

V_DS= 40V, V_GS= 0V, T_J= 125°C

_GS= 20V

V_GS= -20V

I_GSS

Gate-to-Source Forward Leakage

Gate-to-Source Reverse Leakage

Internal Gate Resistance

nA

V

R_G

Ω

Notes:

Calculated continuous current based on maximum allowable

junction temperature. Current is limited to 85A by source bond

technology. Note that current limitations arising from heating of

ꢀ Pulse width ≤ 400µs; duty cycle ≤ 2%.

C_osseff. (TR) is a fixed capacitance that gives the same charging time

as C_osswhile V_DSis rising from 0 to 80% V_DSS

C_osseff. (ER) is a fixed capacitance that gives the same energy as

C_osswhile V_DSis rising from 0 to 80% V_DSS

.

the device leads may occur with some lead mounting

arrangements.(RefertoAN-1140)

.

Repetitive rating; pulse width limited by max. junction

temperature.

Limited by T_Jmax, starting T_J= 25°C, L = 0.062mH

R_G= 50Ω, I_AS= 50A, V_GS=10V.

When mounted on 1 inch square 2 oz copper pad on 1.5 x 1.5 in. board of

FR-4 material.

R_θis measured at T_Japproximately 90°C.

Limited by T_Jmax, starting T_J= 25°C, L = 1mH, R_G= 50Ω, I_AS= 18A,V_GS=10V

I_SD≤ 50A, di/dt ≤ 1123A/µs, V_DD≤ V_(BR)DSS, T_J≤ 150°C.

Submit Datasheet Feedback

August 28, 2015

2

IRFH7446PbF

Dynamic @ T_J= 25°C (unless otherwise specified)

Symbol

Parameter

Forward Transconductance

Total Gate Charge

Min. Typ. Max.

Units

S

Conditions

gfs

Q_g

159

–––

65

16

23

42

11

37

33

26

–––

98

V_DS= 10V, I_D= 50A

nC

I_D= 50A

Q_gs

Q_gd

Q_sync

t_d(on)

t_r

Gate-to-Source Charge

Gate-to-Drain ("Miller") Charge

Total Gate Charge Sync. (Q_g- Q_gd)

Turn-On Delay Time

–––

V_DS=20V

V_GS= 10V

I_D= 50A, V_DS= 20V, V_GS= 10V

V_DD= 20V

ns

Rise Time

I_D= 30A

t_d(off)

t_f

Turn-Off Delay Time

R = 2.7

Ω

G

Fall Time

V

_GS= 10V

V_GS= 0V

V_DS= 25V

C_iss

C_oss

C_rss

Input Capacitance

––– 3174 –––

pF

Output Capacitance

–––

479

332

637

656

–––

Reverse Transfer Capacitance

Effective Output Capacitance (Energy Related)

Effective Output Capacitance (Time Related)

ƒ = 1.0 MHz

C

_osseff. (ER)

_osseff. (TR)

V_GS= 0V, V_DS= 0V to 32V

C

Diode Characteristics

Symbol

Parameter

Min. Typ. Max.

Units

Conditions

85

I_S

Continuous Source Current

–––

A

MOSFET symbol

D

S

(Body Diode)

showing the

G

I_SM

Pulsed Source Current

–––

468

A

integral reverse

(Body Diode)

p-n junction diode.

V_SD

dv/dt

t_rr

Diode Forward Voltage

Peak Diode Recovery

–––

0.9

2.6

16

1.3

–––

V

T_J= 25°C, I_S= 50A, V_GS= 0V

T_J= 150°C, I_S= 50A, V_DS= 40V

V/ns

ns

Reverse Recovery Time

Reverse Recovery Charge

Reverse Recovery Current

T_J= 25°C

T_J= 125°C

T_J= 25°C

T_J= 125°C

T_J= 25°C

V_R= 34V,

18

I_F= 50A

di/dt = 100A/µs

Q_rr

5.0

6.9

0.50

nC

A

I_RRM

3

Submit Datasheet Feedback

August 28, 2015

IRFH7446PbF

1000

100

10

1000

100

10

VGS

15V

10V

8.0V

7.0V

6.0V

5.5V

5.0V

4.5V

VGS

15V

10V

8.0V

7.0V

6.0V

5.5V

5.0V

4.5V

TOP

BOTTOM

4.5V

60µs PULSE WIDTH

Tj = 150°C

≤

60µs PULSE WIDTH

Tj = 25°C

≤

1

0.1

1

10

100

0.1

1

10

100

V

, Drain-to-Source Voltage (V)

V

, Drain-to-Source Voltage (V)

DS

Fig 3. Typical Output Characteristics

Fig 4. Typical Output Characteristics

1000

100

10

1.8

I

= 50A

D

V

= 10V

GS

1.6

1.4

1.2

1.0

0.8

0.6

T

= 150°C

J

T

= 25°C

J

V

= 10V

DS

≤

60µs PULSE WIDTH

1.0

3

4

5

6

7

8

-60 -40 -20

0

20 40 60 80 100 120140 160

T

J

, Junction Temperature (°C)

V

, Gate-to-Source Voltage (V)

GS

Fig 6. Normalized On-Resistance vs. Temperature

Fig 5. Typical Transfer Characteristics

100000

10000

1000

14.0

V

= 0V,

= C

f = 1 MHZ

GS

I = 50A

D

C

+ C , C

SHORTED

ds

iss

gs

gd

12.0

= C

rss

oss

gd

= C + C

V

= 32V

= 20V

DS

ds

gd

10.0

8.0

6.0

4.0

2.0

0.0

C

iss

C

oss

rss

C

100

1

10

, Drain-to-Source Voltage (V)

100

0

10 20 30 40 50 60 70 80 90

V

Q , Total Gate Charge (nC)

G

DS

Fig 7. Typical Capacitance vs. Drain-to-Source Voltage

Fig 8. Typical Gate Charge vs. Gate-to-Source Voltage

Submit Datasheet Feedback

August 28, 2015

4

IRFH7446PbF

1000

100

10

10000

1000

100

10

OPERATION IN THIS AREA

LIMITED BY R (on)

DS

100µsec

T

= 150°C

J

1msec

T

= 25°C

J

10msec

DC

1

Tc = 25°C

Tj = 150°C

Single Pulse

V

= 0V

GS

0.1

1.0

0.1

1

10

100

0.0

0.4

0.8

1.2

1.6

2.0

V

, Drain-to-Source Voltage (V)

DS

V

, Source-to-Drain Voltage (V)

SD

Fig 10. Maximum Safe Operating Area

Fig 9. Typical Source-Drain Diode

Forward Voltage

0.50

50

48

46

44

42

40

Id = 1.0mA

0.45

0.40

0.35

0.30

0.25

0.20

0.15

0.10

0.05

0.00

-5

0

5

10 15 20 25 30 35 40 45

Drain-to-Source Voltage (V)

-60 -40 -20

0

20 40 60 80 100 120140 160

T , Temperature ( °C )

J

V

DS,

Fig 11. Drain-to-Source Breakdown Voltage

Fig 12. Typical C_OSSStored Energy

140

120

100

80

V

= 5.0V

GS

= 6.0V

= 7.0V

= 8.0V

=10V

GS

60

40

20

0

100

200

300

400

500

I , Drain Current (A)

D

Fig 13. Typical On-Resistance vs. Drain Current

5

Submit Datasheet Feedback

August 28, 2015

IRFH7446PbF

10

1

D = 0.50

0.20

0.10

0.05

0.1

0.02

0.01

Notes:

1. Duty Factor D = t1/t2

2. Peak Tj = P dm x Zthjc + Tc

SINGLE PULSE

( THERMAL RESPONSE )

0.001

1E-006

1E-005

0.0001

0.001

0.01

0.1

t

, Rectangular Pulse Duration (sec)

1

Fig 14. Maximum Effective Transient Thermal Impedance, Junction-to-Case

100

10

1

Allowed avalanche Current vs avalanche

pulsewidth, tav, assuming ∆Tj = 125°C and

Tstart =25°C (Single Pulse)

Allowed avalanche Current vs avalanche

pulsewidth, tav, assuming ∆Τ j = 25°C and

Tstart = 125°C.

0.1

1.0E-06

1.0E-05

1.0E-04

1.0E-03

1.0E-02

1.0E-01

tav (sec)

Fig 15. Typical Avalanche Current vs.Pulsewidth

80

70

60

50

40

30

20

10

0

Notes on Repetitive Avalanche Curves , Figures 14, 15:

(For further info, see AN-1005 at www.irf.com)

1. Avalanche failures assumption:

Purely a thermal phenomenon and failure occurs at a temperature far in

excess of T_jmax. This is validated for every part type.

2. Safe operation in Avalanche is allowed as long asT_jmaxis not exceeded.

3. Equation below based on circuit and waveforms shown in Figures 16a, 16b.

4. P_{D (ave)}= Average power dissipation per single avalanche pulse.

5. BV = Rated breakdown voltage (1.3 factor accounts for voltage increase

during avalanche).

6. I_av= Allowable avalanche current.

7. ∆T = Allowable rise in junction temperature, not to exceed T_jmax(assumed as

25°C in Figure 14, 15).

t_{av =}Average time in avalanche.

D = Duty cycle in avalanche = t_av·f

TOP

BOTTOM 1.0% Duty Cycle

= 50A

Single Pulse

I

D

Z_thJC(D, t_av) = Transient thermal resistance, see Figures 13)

P_{D (ave)}= 1/2 ( 1.3·BV·I_av) = DT/ Z_thJC

I_av= 2DT/ [1.3·BV·Z_th]

25

50

75

100

125

150

E_{AS (AR)}= P_{D (ave)}·t_av

Starting T , Junction Temperature (°C)

J

Fig 16. Maximum Avalanche Energy vs. Temperature

Submit Datasheet Feedback

August 28, 2015

6

IRFH7446PbF

4.5

4.0

3.5

3.0

2.5

2.0

1.5

7

6

5

4

3

2

1

0

I = 30A

F

V

= 34V

R

T = 25°C

J

T = 125°C

J

I

= 100µA

= 1.0mA

= 1.0A

D

0

200

400

600

800

1000

-75 -50 -25

0

25 50 75 100 125 150

T , Temperature ( °C )

di /dt (A/µs)

F

J

Fig. 18 - Typical Recovery Current vs. di_f/dt

Fig 17. Threshold Voltage vs. Temperature

7

100

I = 50A

F

I = 30A

F

6

5

4

3

2

1

0

V

= 34V

V

= 34V

R

80

60

40

20

0

T = 25°C

J

T = 125°C

J

T = 125°C

J

0

200

400

600

800

1000

0

200

400

600

800

1000

di /dt (A/µs)

F

Fig. 19 - Typical Recovery Current vs. di_f/dt

Fig. 20 - Typical Stored Charge vs. di_f/dt

100

I = 50A

F

V

= 34V

R

80

60

40

20

0

T = 25°C

J

T = 125°C

J

0

200

400

600

800

1000

di /dt (A/µs)

F

Fig. 21 - Typical Stored Charge vs. di_f/dt

7

Submit Datasheet Feedback

August 28, 2015

IRFH7446PbF

Driver Gate Drive

P.W.

Period

D.U.T

Period

D =

+

-

*

=10V

V

GS

Circuit Layout Considerations

• Low Stray Inductance

• Ground Plane

• Low Leakage Inductance

Current Transformer

D.U.T. I Waveform

SD

+

-

Reverse

Recovery

Current

Body Diode Forward

Current

di/dt

-

+

D.U.T. V Waveform

DS

Diode Recovery

dv/dt

V

DD

V_DD

Re-Applied

Voltage

• dv/dt controlled by R_G

R_G

+

-

Body Diode

Forward Drop

• Driver same type as D.U.T.

• I_SDcontrolled by Duty Factor "D"

• D.U.T. - Device Under Test

Inductor Current

Inductor Curent

I

SD

Ripple

≤ 5%

* V_GS= 5V for Logic Level Devices

Fig 22. Peak Diode Recovery dv/dt Test Circuit for N-Channel

HEXFET^®Power MOSFETs

V

(BR)DSS

15V

t

p

DRIVER

+

L

V

DS

D.U.T

AS

R

G

V

DD

-

I

A

2V0_GV_S

Ω

0.01

t

p

I

AS

Fig 22b. Unclamped Inductive Waveforms

Fig 22a. Unclamped Inductive Test Circuit

R_D

V_DS

V

DS

90%

V_GS

D.U.T.

R_G

+

V_DD

-

10V

V_GS

10%

Pulse Width ≤ 1 µs

Duty Factor ≤ 0.1 %

V

GS

t

r

t

f

d(on)

d(off)

Fig 23a. Switching Time Test Circuit

Fig 23b. Switching Time Waveforms

Id

Current Regulator

Same Type as D.U.T.

Vds

Vgs

50KΩ

.2µF

12V

.3µF

+

V

DS

D.U.T.

-

Vgs(th)

V

GS

3mA

I

D

G

Qgs1

Qgs2

Qgd

Qgodr

Current Sampling Resistors

Fig 24a. Gate Charge Test Circuit

Fig 24b. Gate Charge Waveform

Submit Datasheet Feedback

August 28, 2015

8

IRFH7446PbF

PQFN 5x6 Outline "E" Package Details

PQFN 5x6 Outline "G" Package Details

For more information on board mounting, including footprint and stencil recommendation, please refer to

applicationnoteAN-1136:http://www.irf.com/technical-info/appnotes/an-1136.pdf

For more information on package inspection techniques, please refer to application note AN-1154:

http://www.irf.com/technical-info/appnotes/an-1154.pdf

Note: For the most current drawing please refer to IR website at: http://www.irf.com/package/

9

Submit Datasheet Feedback

August 28, 2015

IRFH7446PbF

PQFN 5x6 Part Marking

INTERNATIONAL

RECTIFIER LOGO

DATE CODE

PART NUMBER

XXXX

XYWWX

XXXXX

(“4 or 5 digits”)

ASSEMBLY

SITE CODE

(Per SCOP 200-002)

MARKING CODE

(Per Marking Spec)

PIN 1

IDENTIFIER

LOT CODE

(Eng Mode - Min last 4 digits of EATI#)

(Prod Mode - 4 digits of SPN code)

PQFN 5x6 Tape and Reel

REEL DIMENSIONS

TAPE DIMENSIONS

CODE

Ao

DES CRIPTION

Dimension des ign to accommodate the component width

Dimension des ign to accommodate the component lenght

Dimension des ign to accommodate the component thickness

Overall width of the carrier tape

Bo

Ko

W

P

1

Pitch between s ucces s ive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

Note: All dimens ion are nominal

Package

Type

Reel

Diameter

(Inch)

QTY

Reel

Width

W1

Ao

Bo

Ko

P1

W

Pin 1

(mm)

Quadrant

(mm)

5 X 6 PQFN

13

4000

12.4

6.300

5.300

1.20

8.00

12

Q1

Note: For the most current drawing please refer to IR website at: http://www.irf.com/package/

Submit Datasheet Feedback

August 28, 2015

10

IRFH7446PbF

Qualification information^†

Industrial

(per JE DE C JE S D47F guidelines) ^††

Qualification level

MS L1

Moisture Sensitivity Level

RoHS compliant

PQFN 5mm x 6mm

(per JE DE C J-S TD-020D^††

)

Yes

Qualification standards can be found at International Rectifiers web site: http://www.irf.com/product-info/reliability/

Applicable version of JEDEC standard at the time of product release.

Revision History

Date

Comment

1/17/2014

Updated ordering information to reflect the End-Of-Life (EOL) of the mini-reel option (EOL notice #259).

Updated E_{AS (L =1mH)}= 152mJ on page 2

•

2/19/2015

Updated note 10 “Limited by T

, starting T = 25°C, L = 1mH, R = 50 , I_AS= 18A, V_GS=10V”. on page 2

Ω

J G

Jmax

Updated package outline for “option E” and added package outline for “option G” on page 9.

6/2/2015

• Updated "IFX" logo on page 1 & 11.

• Updated tape and reel on page 10.

Corrected package outline for “option E” on page 9.

Corrected Fig 10 - SOA Curve with Package Limitation = 85A instead of 50A on PW = DC Curve - page 5.

Notes: Number 1 - Corrected from "Current is limited to 71A ---" to "Current is limited to 85A -----" - page 2

7/7/2015

8/19/2015

8/28/2015

•

IR WORLD HEADQUARTERS: 101 N. Sepulveda Blvd., El Segundo, California 90245, USA

To contact International Rectifier, please visit http://www.irf.com/whoto-call/

11

Submit Datasheet Feedback

August 28, 2015

IMPORTANT NOTICE

The information given in this document shall in no For further information on the product, technology,

event be regarded as a guarantee of conditions or delivery terms and conditions and prices please

characteristics (“Beschaffenheitsgarantie”) .

contact your nearest Infineon Technologies office

(www.infineon.com).

With respect to any examples, hints or any typical

values stated herein and/or any information

regarding the application of the product, Infineon

Technologies hereby disclaims any and all

warranties and liabilities of any kind, including

without limitation warranties of non-infringement

of intellectual property rights of any third party.

WARNINGS

Due to technical requirements products may

contain dangerous substances. For information on

the types in question please contact your nearest

Infineon Technologies office.

In addition, any information given in this document

is subject to customer’s compliance with its

obligations stated in this document and any

applicable legal requirements, norms and

standards concerning customer’s products and any

use of the product of Infineon Technologies in

customer’s applications.

Except as otherwise explicitly approved by Infineon

Technologies in a written document signed by

authorized

representatives

of

Infineon

Technologies, Infineon Technologies’ products may

not be used in any applications where a failure of

the product or any consequences of the use thereof

can reasonably be expected to result in personal

injury.

The data contained in this document is exclusively

intended for technically trained staff. It is the

responsibility of customer’s technical departments

to evaluate the suitability of the product for the

intended application and the completeness of the

product information given in this document with

respect to such application.


型号：	IRFH7446
厂家：	Infineon
描述：	The StrongIRFET™ power MOSFET family is optimized for low RDS(on) and high current capability. The devices are ideal for low frequency applications requiring performance and ruggedness. The comprehensive portfolio addresses a broad range of applications including DC motors, battery management systems, inverters, and DC-DC converters.
文件：	总12页 (文件大小：415K)
中文：	中文翻译
下载：	下载PDF数据表文档文件

IRFH7446 [INFINEON]

相关型号：

IRFH7446PBF

IRFH7446TR2PBF

IRFH7446TRPBF

IRFH7545

IRFH7545PBF

IRFH7545PBF_15

IRFH7545TRPBF

IRFH7787PBF

IRFH7787PBF_15

IRFH7882PBF

IRFH7882PBF_15

IRFH7885PBF