IRLU2703 [INFINEON]
POWER MOSFET; 功率MOSFET
| 型号： | IRLU2703 |
| 厂家： | 
Infineon |
| 描述： | POWER MOSFET |
| 文件： | 总10页 (文件大小：173K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
PD- 91335D
IRLR/U2703
HEXFET® Power MOSFET
l Logic-Level Gate Drive
l Ultra Low On-Resistance
l Surface Mount (IRLR2703)
l Straight Lead (IRLU2703)
l Advanced Process Technology
l Fast Switching
D
VDSS = 30V
R
DS(on) = 0.045Ω
G
ID = 23Aꢀ
S
l Fully Avalanche Rated
Description
Fifth Generation HEXFETs from International Rectifier utilize advanced
processing techniques to achieve the lowest possible on-resistance per
silicon area. This benefit, combined with the fast switching speed and
ruggedized device design that HEXFET Power MOSFETs are well known for,
provides the designer with an extremely efficient device for use in a wide
variety of applications.
D-Pak
TO-252AA
I-Pak
TO-251AA
The D-PAK is designed for surface mounting using vapor phase, infrared, or
wave soldering techniques. The straight lead version (IRFU series) is for
through-hole mounting applications. Power dissipation levels up to 1.5 watts
are possible in typical surface mount applications.
Absolute Maximum Ratings
Parameter
Max.
23 ꢀ
16
Units
ID @ TC = 25°C
D @ TC = 100°C
Continuous Drain Current, VGS @ 10V
Continuous Drain Current, VGS @ 10V
Pulsed Drain Current
I
A
IDM
96
PD @TC = 25°C
Power Dissipation
45
W
W/°C
V
Linear Derating Factor
0.30
± 16
77
VGS
EAS
IAR
Gate-to-Source Voltage
Single Pulse Avalanche Energy
Avalanche Current
mJ
A
14
EAR
dv/dt
TJ
Repetitive Avalanche Energy
Peak Diode Recovery dv/dt
Operating Junction and
4.5
5.0
mJ
V/ns
-55 to + 175
TSTG
Storage Temperature Range
Soldering Temperature, for 10 seconds
°C
300 (1.6mm from case )
Thermal Resistance
Parameter
Junction-to-Case
Typ.
–––
–––
–––
Max.
3.3
50
Units
RθJC
RθJA
RθJA
Case-to-Ambient (PCB mount)**
Junction-to-Ambient
°C/W
110
** When mounted on 1" square PCB (FR-4 or G-10 Material ) ꢀ
For recommended footprint and soldering techniques refer to application note #AN-994
www.irf.com
1
7/30/03
IRLR/U2703
Electrical Characteristics @ TJ = 25°C (unless otherwise specified)
Parameter
Min. Typ. Max. Units
30 ––– –––
––– 0.030 ––– V/°C Reference to 25°C, ID = 1mA
Conditions
V(BR)DSS
Drain-to-Source Breakdown Voltage
V
VGS = 0V, ID = 250µA
∆V(BR)DSS/∆TJ Breakdown Voltage Temp. Coefficient
––– ––– 0.045
––– ––– 0.065
VGS = 10V, ID = 14A
VGS = 4.5V, ID = 12A
VDS = VGS, ID = 250µA
VDS = 25V, ID = 14A
VDS = 30V, VGS = 0V
VDS = 24V, VGS = 0V, TJ = 150°C
VGS = 16V
Ω
RDS(on)
Static Drain-to-Source On-Resistance
VGS(th)
gfs
Gate Threshold Voltage
1.0
6.4
––– –––
––– –––
V
S
Forward Transconductance
––– ––– 25
––– ––– 250
––– ––– 100
––– ––– -100
––– ––– 15
––– ––– 4.6
––– ––– 9.3
IDSS
IGSS
Drain-to-Source Leakage Current
µA
nA
Gate-to-Source Forward Leakage
Gate-to-Source Reverse Leakage
Total Gate Charge
VGS = -16V
Qg
ID = 14A
Qgs
Qgd
td(on)
tr
Gate-to-Source Charge
Gate-to-Drain ("Miller") Charge
Turn-On Delay Time
Rise Time
nC VDS = 24V
VGS = 4.5V, See Fig. 6 and 13
–––
8.5 –––
VDD = 15V
––– 140 –––
ID = 14A
ns
td(off)
tf
Turn-Off Delay Time
Fall Time
–––
–––
12 –––
20 –––
RG = 12Ω, VGS = 4.5V
RD = 1.0Ω, See Fig. 10
Between lead,
D
LD
LS
Internal Drain Inductance
Internal Source Inductance
–––
4.5
–––
nH
6mm (0.25in.)
G
from package
––– 7.5 –––
and center of die contact
VGS = 0V
S
Ciss
Coss
Crss
Input Capacitance
––– 450 –––
––– 210 –––
––– 110 –––
Output Capacitance
pF
VDS = 25V
Reverse Transfer Capacitance
ƒ = 1.0MHz, See Fig. 5
Source-Drain Ratings and Characteristics
Parameter
Continuous Source Current
(Body Diode)
Min. Typ. Max. Units
Conditions
MOSFET symbol
showing the
D
IS
––– –––
––– –––
23 ꢀ
A
G
ISM
Pulsed Source Current
(Body Diode)
integral reverse
96
S
p-n junction diode.
VSD
trr
Diode Forward Voltage
Reverse Recovery Time
Reverse RecoveryCharge
Forward Turn-On Time
––– ––– 1.3
––– 65 97
––– 140 210
Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)
V
TJ = 25°C, IS = 14A, VGS = 0V
ns
TJ = 25°C, IF = 14A
Qrr
ton
nC di/dt = 100A/µs
Notes:
Repetitive rating; pulse width limited by
max. junction temperature. ( See fig. 11 )
VDD = 15V, starting TJ = 25°C, L =570µH
RG = 25Ω, IAS = 14A. (See Figure 12)
ꢀ Caculated continuous current based on maximum allowable
junction temperature; Package limitation current = 20A.
This is applied for I-PAK, LS of D-PAK is measured
between
lead and center of die contact.
ISD ≤ 14A, di/dt ≤ 140A/µs, VDD ≤ V(BR)DSS
TJ ≤ 175°C
,
Uses IRL2703 data and test conditions.
Pulse width ≤ 300µs; duty cycle ≤ 2%.
2
www.irf.com
IRLR/U2703
1000
100
10
1000
100
10
VGS
15V
VGS
15V
TOP
TOP
12V
10V
8.0V
6.0V
4.0V
3.0V
12V
10V
8.0V
6.0V
4.0V
3.0V
BOTTOM 2.5V
BOTTOM 2.5V
2.5V
1
1
2.5V
20µs PULSE WIDTH
20µs PULSE WIDTH
T
= 25°C
T
= 175°C
J
J
0.1
0.1
0.1
0.1
A
A
1
10
100
1
10
100
V
, Drain-to-Source Voltage (V)
V
, Drain-to-Source Voltage (V)
DS
DS
Fig 1. Typical Output Characteristics
Fig 2. Typical Output Characteristics
100
2.0
I
=
23A
D
TJ= 25°C
TJ = 175°C
1.5
1.0
0.5
0.0
10
1
V DS= 15V
20µs PULSE WIDTH
V
= 10V
GS
0.1
A
A
2
3
4
5
6
7
8
9
10
-60 -40 -20
0
20 40 60 80 100 120 140 160 180
VGS , Gate-to-Source Voltage (V)
T , Junction Temperature (°C)
J
Fig 3. Typical Transfer Characteristics
Fig 4. Normalized On-Resistance
Vs. Temperature
www.irf.com
3
IRLR/U2703
15
12
9
1000
I
= 14A
V
C
C
C
= 0V,
f = 1MHz
D
GS
iss
rss
oss
= C + C
,
C
SHORTED
V
V
= 24V
= 15V
gs
gd
ds
DS
DS
= C
gd
= C + C
ds
gd
800
600
400
200
0
C
C
iss
oss
6
C
rss
3
FOR TEST CIRCUIT
SEE FIGURE 13
0
A
A
0
4
8
12
16
20
1
10
100
V
, Drain-to-Source Voltage (V)
Q , Total Gate Charge (nC)
G
DS
Fig 6. Typical Gate Charge Vs.
Fig 5. Typical Capacitance Vs.
Gate-to-Source Voltage
Drain-to-Source Voltage
100
10
1
1000
100
10
OPERATION IN THIS AREA LIMITED
BY R
DS(on)
T = 175°C
J
10µs
T = 25°C
J
100µs
1ms
T
T
= 25°C
= 175°C
C
J
10ms
V
= 0V
GS
Single Pulse
A
1
A
100
0.4
0.8
1.2
1.6
2.0
2.4
1
10
V
, Source-to-Drain Voltage (V)
V
, Drain-to-Source Voltage (V)
SD
DS
Fig 7. Typical Source-Drain Diode
Fig 8ꢀ Maximum Safe Operating Area
Forward Voltage
4
www.irf.com
IRLR/U2703
RD
25
20
15
10
5
VDS
LIMITED BY PACKAGE
VGS
DꢀUꢀTꢀ
RG
+VDD
-
4ꢀ5V
Pulse Width ≤ 1 µs
Duty Factor ≤ 0.1 %
Fig 10a. Switching Time Test Circuit
V
DS
90%
0
25
50
75
100
125
150
175
°
T , Case Temperature ( C)
C
10%
V
GS
t
t
r
t
t
f
Fig 9. Maximum Drain Current Vs.
d(on)
d(off)
Case Temperature
Fig 10b. Switching Time Waveforms
10
D = 0.50
0.20
1
0.10
0.05
P
0.02
0.01
DM
0.1
t
SINGLE PULSE
1
t
(THERMAL RESPONSE)
2
Notes:
1. Duty factor D = t / t
1
2
2. Peak T = P
J
x Z
+ T
thJC
C
DM
A
0.01
0.00001
0.0001
0.001
0.01
0.1
1
t1 , Rectangular Pulse Duration (sec)
Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case
www.irf.com
5
IRLR/U2703
160
120
80
40
0
I
D
TOP
5.7A
9.9A
BOTTOM 14A
15V
DRIVER
+
L
V
DS
D.U.T
AS
R
G
V
DD
-
I
A
20V
0.01
Ω
t
p
Fig 12a. Unclamped Inductive Test Circuit
V
= 15V
50
DD
A
175
25
75
100
125
150
Starting T , Junction Temperature (°C)
J
V
(BR)DSS
t
p
Fig 12c. Maximum Avalanche Energy
Vs. Drain Current
I
AS
Current Regulator
Fig 12b. Unclamped Inductive Waveforms
Same Type as D.U.T.
50KΩ
.2µF
12V
Q
G
.3µF
+
10 V
V
DS
D.U.T.
-
Q
Q
GD
GS
V
GS
V
G
3mA
I
I
D
G
Charge
Current Sampling Resistors
Fig 13b. Gate Charge Test Circuit
Fig 13a. Basic Gate Charge Waveform
6
www.irf.com
IRLR/U2703
Peak Diode Recovery dv/dt Test Circuit
+
Circuit Layout Considerations
• Low Stray Inductance
• Ground Plane
• Low Leakage Inductance
Current Transformer
DꢀUꢀT
-
+
-
-
+
RG
• dv/dt controlled by RG
+
-
• Driver same type as DꢀUꢀTꢀ
• ISD controlled by Duty Factor "D"
• DꢀUꢀTꢀ - Device Under Test
VDD
Driver Gate Drive
P.W.
P.W.
Period
Period
D =
V
=10V
*
GS
D.U.T. I Waveform
SD
Reverse
Recovery
Current
Body Diode Forward
Current
di/dt
D.U.T. V Waveform
DS
Diode Recovery
dv/dt
V
DD
Re-Applied
Voltage
Body Diode
Forward Drop
Inductor Curent
I
SD
Ripple ≤ 5%
* VGS = 5V for Logic Level Devices
Fig 14. For N-Channel HEXFETS
www.irf.com
7
IRLR/U2703
Package Outline
TO-252AA Outline
Dimensions are shown in millimeters (inches)
2.38 (.094)
2.19 (.086)
6.73 (.265)
6.35 (.250)
1.14 (.045)
0.89 (.035)
- A -
1.27 (.050)
0.88 (.035)
5.46 (.215)
5.21 (.205)
0.58 (.023)
0.46 (.018)
4
2
6.45 (.245)
5.68 (.224)
6.22 (.245)
5.97 (.235)
10.42 (.410)
9.40 (.370)
1.02 (.040)
1.64 (.025)
LEAD ASSIGNMENTS
1 - GATE
1
3
2 - DRAIN
0.51 (.020)
MIN.
- B -
3 - SOURCE
4 - DRAIN
1.52 (.060)
1.15 (.045)
0.89 (.035)
0.64 (.025)
3X
0.58 (.023)
0.46 (.018)
1.14 (.045)
0.76 (.030)
2X
0.25 (.010)
M A M B
NOTES:
2.28 (.090)
1 DIMENSIONING & TOLERANCING PER ANSI Y14.5M, 1982.
2 CONTROLLING DIMENSION : INCH.
4.57 (.180)
3 CONFORMS TO JEDEC OUTLINE TO-252AA.
4 DIMENSIONS SHOWN ARE BEFORE SOLDER DIP,
SOLDER DIP MAX. +0.16 (.006).
Part Marking Information
TO-252AA (D-PARK)
EXAMPLE : THIS IS AN IRFR120
WITH ASSEMBLY
A
INTERNATIONAL
RECTIFIER
LOGO
LOT CODE 9U1P
FIRST PORTION
OF PART NUMBER
IRFR
120
9U 1P
ASSEMBLY
SECOND PORTION
OF PART NUMBER
LOT CODE
8
www.irf.com
IRLR/U2703
Package Outline
TO-251AA Outline
Dimensions are shown in millimeters (inches)
6.73 (.265)
6.35 (.250)
2.38 (.094)
2.19 (.086)
- A -
0.58 (.023)
0.46 (.018)
1.27 (.050)
5.46 (.215)
0.88 (.035)
5.21 (.205)
LEAD ASSIGNMENTS
1 - GATE
4
2 - DRAIN
6.45 (.245)
5.68 (.224)
3 - SOURCE
4 - DRAIN
6.22 (.245)
5.97 (.235)
1.52 (.060)
1.15 (.045)
1
2
3
- B -
NOTES:
1 DIMENSIONING & TOLERANCING PER ANSI Y14.5M, 1982.
2 CONTROLLING DIMENSION : INCH.
2.28 (.090)
1.91 (.075)
9.65 (.380)
8.89 (.350)
3 CONFORMS TO JEDEC OUTLINE TO-252AA.
4 DIMENSIONS SHOWN ARE BEFORE SOLDER DIP,
SOLDER DIP MAX. +0.16 (.006).
1.14 (.045)
0.76 (.030)
1.14 (.045)
0.89 (.035)
3X
0.89 (.035)
0.64 (.025)
3X
0.25 (.010)
M A M B
0.58 (.023)
0.46 (.018)
2.28 (.090)
2X
Part Marking Information
TO-251AA (I-PARK)
EXAMPLE : THIS IS AN IRFU120
WITH ASSEMBLY
INTERNATIONAL
RECTIFIER
LOGO
LOT CODE 9U1P
FIRST PORTION
OF PART NUMBER
IRFU
120
9U 1P
SECOND PORTION
OF PART NUMBER
ASSEMBLY
LOT CODE
www.irf.com
9
IRLR/U2703
Tape & Reel Information
TO-252AA
Dimensions are shown in millimeters (inches)
TR
TRL
TRR
16.3 ( .641 )
15.7 ( .619 )
16.3 ( .641 )
15.7 ( .619 )
12.1 ( .476 )
11.9 ( .469 )
8.1 ( .318 )
7.9 ( .312 )
FEED DIRECTION
FEED DIRECTION
NOTES :
1. CONTROLLING DIMENSION : MILLIMETER.
2. ALL DIMENSIONS ARE SHOWN IN MILLIMETERS ( INCHES ).
3. OUTLINE CONFORMS TO EIA-481 & EIA-541.
13 INCH
16 mm
NOTES :
1. OUTLINE CONFORMS TO EIA-481.
WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, Tel: (310) 322 3331
EUROPEAN HEADQUARTERS: Hurst Green, Oxted, Surrey RH8 9BB, UK Tel: ++ 44 1883 732020
IR CANADA: 7321 Victoria Park Ave., Suite 201, Markham, Ontario L3R 2Z8, Tel: (905) 475 1897
IR GERMANY: Saalburgstrasse 157, 61350 Bad Homburg Tel: ++ 49 6172 96590
IR ITALY: Via Liguria 49, 10071 Borgaro, Torino Tel: ++ 39 11 451 0111
IR FAR EAST: K&H Bldg., 2F, 30-4 Nishi-Ikebukuro 3-Chome, Toshima-Ku, Tokyo Japan 171 Tel: 81 3 3983 0086
IR SOUTHEAST ASIA: 315 Outram Road, #10-02 Tan Boon Liat Building, Singapore 0316 Tel: 65 221 8371
http://www.irf.com/
Data and specifications subject to change without notice.
7/03
10
www.irf.com
相关型号：
IRLU3103PBF
Power Field-Effect Transistor, 20A I(D), 30V, 0.019ohm, 1-Element, N-Channel, Silicon, Metal-oxide Semiconductor FET, TO-251AA, LEAD FREE, PLASTIC, IPAK-3
INFINEON
©2020 ICPDF网 联系我们和版权申明