74HCT107D-Q100 [NEXPERIA]
Dual JK flip-flop with reset; negative-edge triggerProduction;型号: | 74HCT107D-Q100 |
厂家: | Nexperia |
描述: | Dual JK flip-flop with reset; negative-edge triggerProduction 光电二极管 逻辑集成电路 触发器 |
文件: | 总17页 (文件大小:747K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
74HC107-Q100; 74HCT107-Q100
Dual JK flip-flop with reset; negative-edge trigger
Rev. 2 — 26 January 2015
Product data sheet
1. General description
The 74HC107-Q100; 74HCT107-Q100 is a dual negative edge triggered JK flip-flop
featuring individual J and K inputs, clock (CP) and reset (R) inputs and complementary Q
and Q outputs. The reset is an asynchronous active LOW input and operates
independently of the clock input. The J and K inputs control the state changes of the
flip-flops as described in the mode select function table. The J and K inputs must be stable
one set-up time prior to the HIGH-to-LOW clock transition for predictable operation. Inputs
include clamp diodes that enable the use of current limiting resistors to interface inputs to
voltages in excess of VCC
.
This product has been qualified to the Automotive Electronics Council (AEC) standard
Q100 (Grade 1) and is suitable for use in automotive applications.
2. Features and benefits
Automotive product qualification in accordance with AEC-Q100 (Grade 1)
Specified from 40 C to +85 C and from 40 C to +125 C
Input levels:
For 74HC107-Q100: CMOS level
For 74HCT107-Q100: TTL level
Complies with JEDEC standard no. 7A
ESD protection:
MIL-STD-883, method 3015 exceeds 2000 V
HBM JESD22-A114F exceeds 2000 V
MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 )
Multiple package options
3. Ordering information
Table 1.
Ordering information
Type number
Package
Temperature range Name
Description
Version
74HC107D-Q100
74HCT107D-Q100
74HC107PW-Q100
40 C to +125 C
SO14
plastic small outline package; 14 leads; body width SOT108-1
3.9 mm
40 C to +125 C
TSSOP14 plastic thin shrink small outline package; 14 leads; SOT402-1
body width 4.4 mm
74HC107-Q100; 74HCT107-Q100
Nexperia
Dual JK flip-flop with reset; negative-edge trigger
4. Functional diagram
ꢀ
ꢀ-
ꢁ
ꢀꢂ
&ꢀ
ꢀ
ꢄ
ꢀ-
ꢂ-
ꢀ4
ꢂ4
ꢁ
ꢃ
ꢇ
-
4
4
ꢀ.
5
ꢂ
ꢀꢁ
))
ꢀꢂ ꢀ&3
ꢆ
&3
.
ꢂ&3
ꢀ.
ꢂ.
ꢄ
ꢆ
ꢇ
ꢀꢀ
ꢀ4
ꢂ4
ꢂ
ꢅ
ꢀ-
ꢃ
ꢅ
&ꢀ
5
ꢀꢀ
ꢀꢈ
ꢀ.
5
ꢀ5 ꢂ5
ꢀꢁ ꢀꢈ
DDDꢀꢁꢁꢂꢃꢄꢅ
DDDꢀꢁꢁꢂꢃꢄꢂ
Fig 1. Logic symbol
Fig 2. IEC logic symbol
&
&
&
&
&
&
&
&
.
-
4
4
5
&
&3
ꢁꢁꢄDDEꢂꢅꢆ
&
Fig 3. Logic diagram (one flip-flop)
74HC_HCT107_Q100
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2017. All rights reserved
Product data sheet
Rev. 2 — 26 January 2015
2 of 17
74HC107-Q100; 74HCT107-Q100
Nexperia
Dual JK flip-flop with reset; negative-edge trigger
5. Pinning information
5.1 Pinning
ꢀꢁ+&ꢂꢃꢀꢄ4ꢂꢃꢃ
ꢀꢁ+&7ꢂꢃꢀꢄ4ꢂꢃꢃ
9
ꢀ
ꢂ
ꢁ
ꢇ
ꢃ
ꢅ
ꢉ
ꢀꢇ
ꢀꢁ
ꢀꢂ
ꢀ-
ꢀ4
&&
ꢀ5
ꢀ4
ꢀ&3
ꢀ.
ꢀꢀ ꢂ.
ꢂ4
ꢂ5
ꢀꢈ
ꢆ
ꢂ4
ꢂ&3
ꢂ-
*1'
ꢄ
DDDꢀꢁꢁꢂꢃꢆꢄ
Fig 4. Pin configuration SO14 and TSSOP14
5.2 Pin description
Table 2.
Symbol
1J, 2J
Pin description
Pin
1, 8
2, 6
3, 5
4, 11
12, 9
13, 10
7
Description
synchronous J input
1Q, 2Q
1Q, 2Q
1K, 2K
1CP, 2CP
1R, 2R
GND
complement output
true output
synchronous K input
clock input (HIGH-to-LOW edge-triggered)
asynchronous reset input (active LOW)
ground (0 V)
VCC
14
supply voltage
74HC_HCT107_Q100
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2017. All rights reserved
Product data sheet
Rev. 2 — 26 January 2015
3 of 17
74HC107-Q100; 74HCT107-Q100
Nexperia
Dual JK flip-flop with reset; negative-edge trigger
6. Functional description
Table 3.
Function table[1]
Input
Output
Operating mode
R
L
CP
X
J
X
h
l
K
X
h
h
l
Q
L
Q
H
q
asynchronous reset
toggle
H
H
H
H
q
L
H
L
load 0 (reset)
load 1 (set)
h
l
H
q
l
q
hold (no change)
[1] H = HIGH voltage level;
h = HIGH voltage level one set-up time prior to the HIGH-to-LOW clock transition;
L = LOW voltage level;
I = LOW voltage level one set-up time prior to the HIGH-to-LOW clock transition;
q = state of referenced output one set-up time prior to the HIGH-to-LOW clock transition;
X = don’t care;
= HIGH-to-LOW clock transition.
7. Limiting values
Table 4.
Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).
Symbol
VCC
IIK
Parameter
Conditions
Min
Max
+7.0
20
20
25
50
Unit
V
supply voltage
0.5
[1]
[1]
input clamping current
output clamping current
output current
VI < 0.5 V or VI > VCC + 0.5 V
VO < 0.5 V or VO > VCC + 0.5 V
VO = 0.5 V to VCC + 0.5 V
-
mA
mA
mA
mA
mA
C
IOK
-
IO
-
ICC
supply current
-
IGND
Tstg
Ptot
ground current
50
65
-
storage temperature
total power dissipation
+150
Tamb = 40 C to +125 C
SO14 package
[2]
[3]
-
-
500
500
mW
mW
TSSOP14 package
[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
[2] Ptot derates linearly with 8 mW/K above 70 C.
[3]
Ptot derates linearly with 5.5 mW/K above 60 C.
74HC_HCT107_Q100
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2017. All rights reserved
Product data sheet
Rev. 2 — 26 January 2015
4 of 17
74HC107-Q100; 74HCT107-Q100
Nexperia
Dual JK flip-flop with reset; negative-edge trigger
8. Recommended operating conditions
Table 5.
Recommended operating conditions
Voltages are referenced to GND (ground = 0 V)
Symbol Parameter Conditions
74HC107-Q100
74HCT107-Q100
Unit
Min
Typ
Max
Min
Typ
Max
VCC
VI
supply voltage
2.0
5.0
6.0
VCC
VCC
+125
625
139
83
4.5
5.0
5.5
VCC
VCC
V
V
V
input voltage
0
-
0
-
VO
output voltage
0
-
+25
-
0
-
+25
-
Tamb
t/V
ambient temperature
input transition rise and fall rate VCC = 2.0 V
VCC = 4.5 V
40
40
+125 C
-
-
-
-
-
-
-
ns/V
1.67
-
1.67
-
139 ns/V
VCC = 6.0 V
-
ns/V
9. Static characteristics
Table 6.
Static characteristics
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).
Symbol Parameter
Conditions
25 C
Min Typ
40 C to +85 C 40 C to +125 C Unit
Max
Min
Max
Min
Max
74HC107-Q100
VIH
HIGH-level
input voltage
VCC = 2.0 V
1.5
1.2
2.4
3.2
0.8
-
-
1.5
-
-
1.5
-
-
V
V
V
V
V
V
VCC = 4.5 V
3.15
3.15
3.15
VCC = 6.0 V
4.2
-
4.2
-
4.2
-
VIL
LOW-level
input voltage
VCC = 2.0 V
-
-
-
0.5
-
-
-
0.5
1.35
1.8
-
-
-
0.5
1.35
1.8
VCC = 4.5 V
2.1 1.35
VCC = 6.0 V
2.8
1.8
VOH
HIGH-level
VI = VIH or VIL
output voltage
IO = 20 A; VCC = 2.0 V
IO = 20 A; VCC = 4.5 V
IO = 20 A; VCC = 6.0 V
1.9
4.4
5.9
2.0
4.5
6.0
-
-
-
-
-
1.9
4.4
-
-
-
-
-
1.9
4.4
5.9
3.7
5.2
-
-
-
-
-
V
V
V
V
V
5.9
IO = 4.0 mA; VCC = 4.5 V 3.98 4.32
IO = 5.2 mA; VCC = 6.0 V 5.48 5.81
VI = VIH or VIL
3.84
5.34
VOL
LOW-level
output voltage
IO = 20 A; VCC = 2.0 V
IO = 20 A; VCC = 4.5 V
IO = 20 A; VCC = 6.0 V
IO = 4.0 mA; VCC = 4.5 V
IO = 5.2 mA; VCC = 6.0 V
-
-
-
-
-
-
0
0
0
0.1
0.1
0.1
-
-
-
-
-
-
0.1
0.1
-
-
-
-
-
-
0.1
0.1
0.1
0.4
0.4
1.0
V
V
0.1
V
0.15 0.26
0.16 0.26
0.33
0.33
1.0
V
V
II
input leakage
current
VI = VCC or GND;
VCC = 6.0 V
-
0.1
A
ICC
supply current VI = VCC or GND; IO = 0 A;
VCC = 6.0 V
-
-
4.0
-
40
-
80
A
74HC_HCT107_Q100
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2017. All rights reserved
Product data sheet
Rev. 2 — 26 January 2015
5 of 17
74HC107-Q100; 74HCT107-Q100
Nexperia
Dual JK flip-flop with reset; negative-edge trigger
Table 6.
Static characteristics …continued
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).
Symbol Parameter
Conditions
25 C
Min Typ
40 C to +85 C 40 C to +125 C Unit
Max
Min
Max
Min
Max
CI
input
-
3.5
-
pF
capacitance
74HCT107-Q100
VIH
HIGH-level
input voltage
VCC = 4.5 V to 5.5 V
VCC = 4.5 V to 5.5 V
2.0
-
1.6
1.2
-
2.0
-
-
2.0
-
-
V
V
VIL
LOW-level
0.8
0.8
0.8
input voltage
VOH
HIGH-level
output voltage
VI = VIH or VIL; VCC = 4.5 V
IO = 20 A
4.4
4.5
-
-
4.4
-
-
4.4
3.7
-
-
V
V
IO = 4 mA
3.98 4.32
3.84
VOL
LOW-level
output voltage
VI = VIH or VIL; VCC = 4.5 V
IO = 20 A
-
-
-
0
0.1
-
-
-
0.1
-
-
-
0.1
0.4
V
IO = 4.0 mA
0.16 0.26
0.33
1.0
V
II
input leakage
current
VI = VCC or GND;
VCC = 5.5 V
-
0.1
1.0
A
ICC
ICC
supply current VI = VCC or GND; IO = 0 A;
VCC = 5.5 V
-
-
4.0
-
40
-
80
A
additional
per input pin;
supply current VI = VCC 2.1 V; IO = 0 A;
other inputs at VCC or GND;
VCC = 4.5 V to 5.5 V
pin nCP, nJ
pin nR
-
-
-
100 360
-
-
-
450
-
-
-
490
A
A
A
pF
65
60
234
216
-
293
270
319
294
pin nK
CI
input
-
3.5
-
-
-
-
capacitance
74HC_HCT107_Q100
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2017. All rights reserved
Product data sheet
Rev. 2 — 26 January 2015
6 of 17
74HC107-Q100; 74HCT107-Q100
Nexperia
Dual JK flip-flop with reset; negative-edge trigger
10. Dynamic characteristics
Table 7.
Dynamic characteristics
GND (ground = 0 V); CL = 50 pF unless otherwise specified; for test circuit, see Figure 7
Symbol Parameter
Conditions
25 C
40 C to +85 C 40 C to +125 C Unit
Min Typ Max
Min
Max
Min
Max
74HC107-Q100
[1]
tpd
propagation
delay
nCP to nQ; see Figure 5
VCC = 2.0 V
-
-
-
-
52 160
-
-
-
-
200
40
-
-
-
-
-
240
48
-
ns
ns
ns
ns
VCC = 4.5 V
19
16
15
32
-
VCC = 5.0 V; CL = 15 pF
VCC = 6.0 V
27
34
41
nCP to nQ; see Figure 5
VCC = 2.0 V
-
-
-
-
52 160
-
-
-
-
200
40
-
-
-
-
-
240
48
-
ns
ns
ns
ns
VCC = 4.5 V
19
16
15
32
-
VCC = 5.0 V; CL = 15 pF
VCC = 6.0 V
27
34
41
nR to nQ, nQ; see Figure 6
VCC = 2.0 V
-
-
-
-
52 155
-
-
-
-
195
39
-
-
-
-
-
235
47
-
ns
ns
ns
ns
VCC = 4.5 V
19
16
15
31
-
VCC = 5.0 V; CL = 15 pF
VCC = 6.0 V
26
33
40
[2]
tt
transition time nQ, nQ; see Figure 5
VCC = 2.0 V
-
-
-
19
7
75
15
13
-
-
-
95
19
16
-
-
-
110
22
ns
ns
ns
VCC = 4.5 V
VCC = 6.0 V
6
19
tW
pulse width
nCP input, HIGH or LOW;
see Figure 5
VCC = 2.0 V
VCC = 4.5 V
VCC = 6.0 V
80
16
14
22
8
-
-
-
100
20
-
-
-
120
24
-
-
-
ns
ns
ns
6
17
20
nR input, HIGH or LOW;
see Figure 6
VCC = 2.0 V
VCC = 4.5 V
VCC = 6.0 V
80
16
14
22
8
-
-
-
100
20
-
-
-
120
24
-
-
-
ns
ns
ns
6
17
20
trec
recovery time nR to nCP; see Figure 6
VCC = 2.0 V
60
12
20
19
7
-
-
-
75
15
13
-
-
-
90
18
15
-
-
-
ns
ns
ns
VCC = 4.5 V
VCC = 6.0 V
6
tsu
set-up time
nJ, nK to nCP; see Figure 5
VCC = 2.0 V
100 22
-
-
-
125
25
-
-
-
150
30
26
©
-
-
-
ns
ns
ns
VCC = 4.5 V
20
17
8
6
VCC = 6.0 V
21
74HC_HCT107_Q100
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2017. All rights reserved
Product data sheet
Rev. 2 — 26 January 2015
7 of 17
74HC107-Q100; 74HCT107-Q100
Nexperia
Dual JK flip-flop with reset; negative-edge trigger
Table 7.
Dynamic characteristics …continued
GND (ground = 0 V); CL = 50 pF unless otherwise specified; for test circuit, see Figure 7
Symbol Parameter
Conditions
25 C
40 C to +85 C 40 C to +125 C Unit
Min Typ Max
Min
Max
Min
Max
th
hold time
nJ, nK to nCP; see Figure 5
VCC = 2.0 V
3
3
3
6
2
2
-
-
-
3
3
3
-
-
-
3
3
3
-
-
-
ns
ns
ns
VCC = 4.5 V
VCC = 6.0 V
fmax
maximum
frequency
nCP input; see Figure 5
VCC = 2.0 V
6
30
-
23
70
78
85
30
-
-
-
-
-
4.8
24
-
-
-
-
-
-
4.0
20
-
-
-
-
-
-
MHz
MHz
MHz
MHz
pF
VCC = 4.5 V
VCC = 5.0 V; CL = 15 pF
VCC = 6.0 V
35
-
28
-
24
-
[3]
[1]
CPD
power
per flip-flop;
VI = GND to VCC
dissipation
capacitance
74HCT107-Q100
tpd
propagation
delay
nCP to nQ; see Figure 5
VCC = 4.5 V
-
-
19
16
36
-
-
-
45
-
-
-
54
-
ns
ns
VCC = 5.0 V; CL = 15 pF
nCP to nQ; see Figure 5
VCC = 4.5 V
-
-
21
18
36
-
-
-
45
-
-
-
54
-
ns
ns
VCC = 5.0 V; CL = 15 pF
nR to nQ, nQ; see Figure 6
VCC = 4.5 V
-
-
20
17
38
-
-
-
48
-
-
-
57
-
ns
ns
VCC = 5.0 V; CL = 15 pF
[2]
tt
transition time nQ, nQ; see Figure 5
VCC = 4.5 V
-
7
9
15
-
-
19
-
-
22
-
ns
ns
tW
pulse width
nCP input, HIGH or LOW;
see Figure 5
VCC = 4.5 V
16
20
24
nR input, HIGH or LOW;
see Figure 6
VCC = 4.5 V
20
14
20
5
11
8
-
-
-
-
25
18
25
5
-
-
-
-
30
21
30
5
-
-
-
-
ns
ns
ns
ns
trec
tsu
th
recovery time nR to nCP; see Figure 6
VCC = 4.5 V
set-up time
nJ, nK to nCP; see Figure 5
VCC = 4.5 V
7
hold time
nJ, nK to nCP; see Figure 5
VCC = 4.5 V
2
74HC_HCT107_Q100
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2017. All rights reserved
Product data sheet
Rev. 2 — 26 January 2015
8 of 17
74HC107-Q100; 74HCT107-Q100
Nexperia
Dual JK flip-flop with reset; negative-edge trigger
Table 7.
Dynamic characteristics …continued
GND (ground = 0 V); CL = 50 pF unless otherwise specified; for test circuit, see Figure 7
Symbol Parameter
Conditions
25 C
40 C to +85 C 40 C to +125 C Unit
Min Typ Max
Min
Max
Min
Max
fmax
maximum
frequency
nCP input; see Figure 5
VCC = 4.5 V
30
-
66
73
30
-
-
-
24
-
-
-
-
20
-
-
-
-
MHz
MHz
pF
VCC = 5.0 V; CL = 15 pF
[3]
CPD
power
per flip-flop;
-
-
-
dissipation
capacitance
VI = GND to VCC 1.5 V
[1] tpd is the same as tPHL, tPLH
.
[2] tt is the same as tTHL, tTLH
.
[3] CPD is used to determine the dynamic power dissipation (PD in W).
PD = CPD VCC2 fi N + (CL VCC2 fo) where:
fi = input frequency in MHz;
fo = output frequency in MHz;
CL = output load capacitance in pF;
VCC = supply voltage in V;
N = number of inputs switching;
(CL VCC2 fo) = sum of outputs.
11. Waveforms
9
,
Q-ꢌꢋQ.ꢋ
LQSXW
9
0
W
*1'
W
W
K
K
W
VX
VX
ꢀꢊIꢋ
PD[
9
,
9
0
Q&3ꢋLQSXW
*1'
W
:
W
W
3/+
3+/
9
2+
ꢆꢈꢋꢍ
ꢆꢈꢋꢍ
Q4ꢋRXWSXW
9
0
ꢀꢈꢋꢍ
ꢀꢈꢋꢍ
9
2/
W
W
7/+
ꢆꢈꢋꢍ
7+/
9
2+
ꢆꢈꢋꢍ
Q4ꢋRXWSXW
9
0
ꢀꢈꢋꢍ
ꢀꢈꢋꢍ
9
2/
W
W
7+/
7/+
W
W
3/+
3+/
ꢁꢁꢄDDEꢂꢅꢇ
The shaded areas indicate when the input is permitted to change for predictable output performance.
Measurement points are given in Table 8.
V
OL and VOH are typical voltage output levels that occur with the output load.
Fig 5. Waveforms showing the clock propagation delays, pulse width, nJ and nK to nCP set-up and hold times,
output transition times and maximum clock frequency
74HC_HCT107_Q100
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2017. All rights reserved
Product data sheet
Rev. 2 — 26 January 2015
9 of 17
74HC107-Q100; 74HCT107-Q100
Nexperia
Dual JK flip-flop with reset; negative-edge trigger
9
,
9
0
Q&3ꢋLQSXW
*1'
W
UHF
W
:
9
,
9
0
Q5ꢋLQSXW
*1'
W
3+/
9
2+
Q4ꢋRXWSXW
9
2/
W
3/+
9
2+
Q4ꢋRXWSXW
ꢁꢁꢄDDEꢂꢅꢈ
9
2/
Measurement points are given in Table 8.
VOL and VOH are typical voltage output levels that occur with the output load.
Fig 6. Waveforms showing reset (nR) input to output (nQ, nQ) propagation delays and pulse width, and nR to
nCP recovery time
Table 8.
Type
Measurement points
Input
Output
VM
VI
VM
74HC107-Q100
74HCT107-Q100
VCC
3 V
0.5VCC
1.3 V
0.5VCC
1.3 V
74HC_HCT107_Q100
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2017. All rights reserved
Product data sheet
Rev. 2 — 26 January 2015
10 of 17
74HC107-Q100; 74HCT107-Q100
Nexperia
Dual JK flip-flop with reset; negative-edge trigger
W
:
9
,
ꢆꢈꢋꢍ
QHJDWLYHꢋ
SXOVH
9
9
9
0
0
0
ꢀꢈꢋꢍ
ꢈꢋ9
W
W
U
I
W
W
U
I
9
,
ꢆꢈꢋꢍ
SRVLWLYHꢋ
SXOVH
9
0
ꢀꢈꢋꢍ
ꢈꢋ9
W
:
9
9
&&
&&
9
,
9
2
ꢋ
5
/
6ꢀ
*
RSHQ
'87
5
7
&
/
ꢁꢁꢄDDGꢂꢅꢇ
Test data is given in Table 9.
Definitions test circuit:
RT = Termination resistance should be equal to output impedance Zo of the pulse generator.
CL = Load capacitance including jig and probe capacitance.
RL = Load resistance.
S1 = Test selection switch.
Fig 7. Test circuit for measuring switching times
Table 9.
Type
Test data
Input
Load
S1 position
tPHL, tPLH
open
VI
tr, tf
6 ns
6 ns
CL
RL
tPZH, tPHZ
GND
tPZL, tPLZ
VCC
74HC107-Q100
VCC
15 pF, 50 pF
15 pF, 50 pF
1 k
1 k
74HCT107-Q100 3 V
open
GND
VCC
74HC_HCT107_Q100
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2017. All rights reserved
Product data sheet
Rev. 2 — 26 January 2015
11 of 17
74HC107-Q100; 74HCT107-Q100
Nexperia
Dual JK flip-flop with reset; negative-edge trigger
12. Package outline
62ꢂꢁꢋꢅSODVWLFꢅVPDOOꢅRXWOLQHꢅSDFNDJHꢌꢅꢂꢁꢅOHDGVꢌꢅERG\ꢅZLGWKꢅꢈꢆꢍꢅPPꢅ
627ꢂꢃꢎꢄꢂꢅ
'ꢋ
(ꢋ
$ꢋ
;ꢋ
Fꢋ
\ꢋ
+ꢋ
(ꢋ
Yꢋ 0ꢋ
$ꢋ
=ꢋ
ꢄꢋ
ꢀꢇꢋ
4ꢋ
$ꢋ
ꢂꢋ
$ꢋ
ꢏ$ꢋꢋꢐꢋ
ꢁꢋ
$ꢋ
ꢀꢋ
SLQꢋꢀꢋLQGH[ꢋ
șꢋ
/ꢋ
Sꢋ
/ꢋ
ꢀꢋ
ꢉꢋ
Hꢋ
GHWDLOꢋ;ꢋ
Zꢋ 0ꢋ
Eꢋ
Sꢋ
ꢈꢋ
ꢂꢎꢃꢋ
VFDOHꢋ
ꢃꢋPPꢋ
',0(16,216ꢅꢉLQFKꢅGLPHQVLRQVꢅDUHꢅGHULYHGꢅIURPꢅWKHꢅRULJLQDOꢅPPꢅGLPHQVLRQVꢊꢅ
$ꢅ
ꢉꢂꢊꢅ
ꢉꢂꢊꢅ
ꢉꢂꢊꢅ
81,7ꢅ
$ꢅ
ꢂꢅ
$ꢅ
ꢇꢅ
$ꢅ
ꢈꢅ
Eꢅ
Sꢅ
Fꢅ
'ꢅ
(ꢅ
Hꢅ
+ꢅ
(ꢅ
/ꢅ
/ꢅ
Sꢅ
4ꢅ
Yꢅ
Zꢅ
\ꢅ
=ꢅ
șꢋ
PD[ꢆꢅ
ꢈꢎꢂꢃꢋ ꢀꢎꢇꢃꢋ
ꢈꢎꢀꢈꢋ ꢀꢎꢂꢃꢋ
ꢈꢎꢇꢆꢋ ꢈꢎꢂꢃꢋ ꢄꢎꢉꢃꢋ
ꢈꢎꢁꢅꢋ ꢈꢎꢀꢆꢋ ꢄꢎꢃꢃꢋ
ꢇꢎꢈꢋ
ꢁꢎꢄꢋ
ꢅꢎꢂꢋ
ꢃꢎꢄꢋ
ꢋ
ꢀꢎꢈꢋ
ꢈꢎꢇꢋ
ꢈꢎꢉꢋ
ꢈꢎꢅꢋ
ꢈꢎꢉꢋ
ꢈꢎꢁꢋ
PPꢋ
ꢀꢎꢉꢃꢋ
ꢀꢎꢂꢉꢋ
ꢈꢎꢈꢃꢋ
ꢀꢎꢈꢃꢋ
ꢈꢎꢂꢃꢋ ꢈꢎꢂꢃꢋ
ꢈꢎꢀꢋ
ꢈꢎꢂꢃꢋ
ꢈꢎꢈꢀꢋ
Rꢋ
ꢄꢋ
Rꢋ
ꢈꢋ
ꢈꢎꢈꢀꢈꢋ ꢈꢎꢈꢃꢉꢋ
ꢈꢎꢈꢈꢇꢋ ꢈꢎꢈꢇꢆꢋ
ꢈꢎꢈꢀꢆꢋ ꢈꢎꢈꢀꢈꢈꢋ ꢈꢎꢁꢃꢋ ꢈꢎꢀꢅꢋ
ꢈꢎꢈꢀꢇꢋ ꢈꢎꢈꢈꢉꢃꢋ ꢈꢎꢁꢇꢋ ꢈꢎꢀꢃꢋ
ꢈꢎꢂꢇꢇꢋ
ꢈꢎꢂꢂꢄꢋ
ꢈꢎꢈꢁꢆꢋ ꢈꢎꢈꢂꢄꢋ
ꢈꢎꢈꢀꢅꢋ ꢈꢎꢈꢂꢇꢋ
ꢈꢎꢈꢂꢄꢋ
ꢈꢎꢈꢀꢂꢋ
LQFKHVꢋ
ꢈꢎꢈꢇꢀꢋ
ꢈꢎꢈꢀꢋ ꢈꢎꢈꢀꢋ ꢈꢎꢈꢈꢇꢋ
ꢈꢎꢈꢅꢆꢋ
1RWHꢅ
ꢀꢎꢋ3ODVWLFꢋRUꢋPHWDOꢋSURWUXVLRQVꢋRIꢋꢈꢎꢀꢃꢋPPꢋꢏꢈꢎꢈꢈꢅꢋLQFKꢐꢋPD[LPXPꢋSHUꢋVLGHꢋDUHꢋQRWꢋLQFOXGHGꢎꢋꢋ
ꢅ5()(5(1&(6ꢅ
ꢅ-('(&ꢅ ꢅ-(,7$ꢅ
ꢋ06ꢑꢈꢀꢂꢋ
287/,1(ꢅ
9(56,21ꢅ
(8523($1ꢅ
352-(&7,21ꢅ
,668(ꢅ'$7(ꢅ
ꢅ,(&ꢅ
ꢆꢆꢑꢀꢂꢑꢂꢉꢋ
ꢈꢁꢑꢈꢂꢑꢀꢆꢋ
ꢋ627ꢀꢈꢄꢑꢀꢋ
ꢋꢈꢉꢅ(ꢈꢅꢋ
Fig 8. Package outline SOT108-1 (SO14)
74HC_HCT107_Q100
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2017. All rights reserved
Product data sheet
Rev. 2 — 26 January 2015
12 of 17
74HC107-Q100; 74HCT107-Q100
Nexperia
Dual JK flip-flop with reset; negative-edge trigger
76623ꢂꢁꢋꢅSODVWLFꢅWKLQꢅVKULQNꢅVPDOOꢅRXWOLQHꢅSDFNDJHꢌꢅꢂꢁꢅOHDGVꢌꢅERG\ꢅZLGWKꢅꢁꢆꢁꢅPPꢅ
627ꢁꢃꢇꢄꢂꢅ
'ꢋ
(ꢋ
$ꢋ
;ꢋ
Fꢋ
\ꢋ
+ꢋ
(ꢋ
Yꢋ 0ꢋ
$ꢋ
=ꢋ
ꢄꢋ
ꢀꢇꢋ
4ꢋ
ꢏ$ꢋꢋꢐꢋ
ꢁꢋ
$ꢋ
ꢂꢋ
$ꢋ
$ꢋ
ꢀꢋ
SLQꢋꢀꢋLQGH[ꢋ
șꢋ
/ꢋ
Sꢋ
/ꢋ
ꢀꢋ
ꢉꢋ
GHWDLOꢋ;ꢋ
Zꢋ 0ꢋ
Eꢋ
Sꢋ
Hꢋ
ꢈꢋ
ꢂꢎꢃꢋ
ꢃꢋPPꢋ
VFDOHꢋ
',0(16,216ꢅꢉPPꢅDUHꢅWKHꢅRULJLQDOꢅGLPHQVLRQVꢊꢅ
$ꢅ
ꢉꢂꢊꢅ
ꢉꢇꢊꢅ
ꢉꢂꢊꢅ
81,7ꢅ
PPꢋ
$ꢅ
ꢂꢅ
$ꢅ
ꢇꢅ
$ꢅ
ꢈꢅ
Eꢅ
Sꢅ
Fꢅ
'ꢅ
(ꢅ
Hꢅ
+ꢅ
/ꢅ
/ꢅ
Sꢅ
4ꢅ
Yꢅ
Zꢅ
\ꢅ
ꢈꢎꢀꢋ
=ꢅ
șꢋ
(ꢅ
PD[ꢆꢅ
Rꢋ
ꢈꢎꢀꢃꢋ ꢈꢎꢆꢃꢋ
ꢈꢎꢈꢃꢋ ꢈꢎꢄꢈꢋ
ꢈꢎꢁꢈꢋ
ꢈꢎꢀꢆꢋ
ꢈꢎꢂꢋ
ꢈꢎꢀꢋ
ꢃꢎꢀꢋ
ꢇꢎꢆꢋ
ꢇꢎꢃꢋ
ꢇꢎꢁꢋ
ꢅꢎꢅꢋ
ꢅꢎꢂꢋ
ꢈꢎꢉꢃꢋ
ꢈꢎꢃꢈꢋ
ꢈꢎꢇꢋ
ꢈꢎꢁꢋ
ꢈꢎꢉꢂꢋ
ꢈꢎꢁꢄꢋ
ꢄꢋ
ꢀꢎꢀꢋ
ꢈꢎꢅꢃꢋ
ꢀꢋ
ꢈꢎꢂꢋ ꢈꢎꢀꢁꢋ
ꢈꢎꢂꢃꢋ
Rꢋ
ꢈꢋ
1RWHVꢅ
ꢀꢎꢋ3ODVWLFꢋRUꢋPHWDOꢋSURWUXVLRQVꢋRIꢋꢈꢎꢀꢃꢋPPꢋPD[LPXPꢋSHUꢋVLGHꢋDUHꢋQRWꢋLQFOXGHGꢎꢋ
ꢂꢎꢋ3ODVWLFꢋLQWHUOHDGꢋSURWUXVLRQVꢋRIꢋꢈꢎꢂꢃꢋPPꢋPD[LPXPꢋSHUꢋVLGHꢋDUHꢋQRWꢋLQFOXGHGꢎꢋ
ꢅ5()(5(1&(6ꢅ
ꢅ-('(&ꢅ ꢅ-(,7$ꢅ
ꢋ02ꢑꢀꢃꢁꢋ
287/,1(ꢅ
9(56,21ꢅ
(8523($1ꢅ
352-(&7,21ꢅ
,668(ꢅ'$7(ꢅ
ꢅ,(&ꢅ
ꢆꢆꢑꢀꢂꢑꢂꢉꢋ
ꢈꢁꢑꢈꢂꢑꢀꢄꢋ
ꢋ627ꢇꢈꢂꢑꢀꢋ
Fig 9. Package outline SOT402-1 (TSSOP14)
74HC_HCT107_Q100
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2017. All rights reserved
Product data sheet
Rev. 2 — 26 January 2015
13 of 17
74HC107-Q100; 74HCT107-Q100
Nexperia
Dual JK flip-flop with reset; negative-edge trigger
13. Abbreviations
Table 10. Abbreviations
Acronym
CMOS
DUT
Description
Complementary Metal-Oxide Semiconductor
Device Under Test
ESD
ElectroStatic Discharge
Human Body Model
Machine Model
HBM
MM
TTL
Transistor-Transistor Logic
14. Revision history
Table 11. Revision history
Document ID
Release date
Data sheet status
Change notice
Supersedes
74HC_HCT107_Q100 v.2 20150126
Product data sheet
-
74HC_HCT107_Q100 v.1
Modifications:
• Table 7: Power dissipation capacitance condition for 74HCT107-Q100 is corrected.
74HC_HCT107_Q100 v.1 20131118
Product data sheet
-
-
74HC_HCT107_Q100
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2017. All rights reserved
Product data sheet
Rev. 2 — 26 January 2015
14 of 17
74HC107-Q100; 74HCT107-Q100
Nexperia
Dual JK flip-flop with reset; negative-edge trigger
15. Legal information
15.1 Data sheet status
Document status[1][2]
Product status[3]
Development
Definition
Objective [short] data sheet
This document contains data from the objective specification for product development.
This document contains data from the preliminary specification.
This document contains the product specification.
Preliminary [short] data sheet Qualification
Product [short] data sheet Production
[1]
[2]
[3]
Please consult the most recently issued document before initiating or completing a design.
The term ‘short data sheet’ is explained in section “Definitions”.
The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status
information is available on the Internet at URL http://www.nexperia.com.
Suitability for use in automotive applications — This Nexperia
product has been qualified for use in automotive
15.2 Definitions
applications. Unless otherwise agreed in writing, the product is not designed,
authorized or warranted to be suitable for use in life support, life-critical or
safety-critical systems or equipment, nor in applications where failure or
malfunction of a Nexperia product can reasonably be expected
to result in personal injury, death or severe property or environmental
damage. Nexperia and its suppliers accept no liability for
inclusion and/or use of Nexperia products in such equipment or
applications and therefore such inclusion and/or use is at the customer's own
risk.
Draft — The document is a draft version only. The content is still under
internal review and subject to formal approval, which may result in
modifications or additions. Nexperia does not give any
representations or warranties as to the accuracy or completeness of
information included herein and shall have no liability for the consequences of
use of such information.
Short data sheet — A short data sheet is an extract from a full data sheet
with the same product type number(s) and title. A short data sheet is intended
for quick reference only and should not be relied upon to contain detailed and
full information. For detailed and full information see the relevant full data
sheet, which is available on request via the local Nexperia sales
office. In case of any inconsistency or conflict with the short data sheet, the
full data sheet shall prevail.
Applications — Applications that are described herein for any of these
products are for illustrative purposes only. Nexperia makes no
representation or warranty that such applications will be suitable for the
specified use without further testing or modification.
Customers are responsible for the design and operation of their applications
and products using Nexperia products, and Nexperia
Product specification — The information and data provided in a Product
data sheet shall define the specification of the product as agreed between
Nexperia and its customer, unless Nexperia and
customer have explicitly agreed otherwise in writing. In no event however,
shall an agreement be valid in which the Nexperia product is
deemed to offer functions and qualities beyond those described in the
Product data sheet.
accepts no liability for any assistance with applications or customer product
design. It is customer’s sole responsibility to determine whether the Nexperia
product is suitable and fit for the customer’s applications and
products planned, as well as for the planned application and use of
customer’s third party customer(s). Customers should provide appropriate
design and operating safeguards to minimize the risks associated with their
applications and products.
Nexperia does not accept any liability related to any default,
15.3 Disclaimers
damage, costs or problem which is based on any weakness or default in the
customer’s applications or products, or the application or use by customer’s
third party customer(s). Customer is responsible for doing all necessary
testing for the customer’s applications and products using Nexperia
products in order to avoid a default of the applications and
Limited warranty and liability — Information in this document is believed to
be accurate and reliable. However, Nexperia does not give any
representations or warranties, expressed or implied, as to the accuracy or
completeness of such information and shall have no liability for the
consequences of use of such information. Nexperia takes no
responsibility for the content in this document if provided by an information
source outside of Nexperia.
the products or of the application or use by customer’s third party
customer(s). Nexperia does not accept any liability in this respect.
Limiting values — Stress above one or more limiting values (as defined in
the Absolute Maximum Ratings System of IEC 60134) will cause permanent
damage to the device. Limiting values are stress ratings only and (proper)
operation of the device at these or any other conditions above those given in
the Recommended operating conditions section (if present) or the
Characteristics sections of this document is not warranted. Constant or
repeated exposure to limiting values will permanently and irreversibly affect
the quality and reliability of the device.
In no event shall Nexperia be liable for any indirect, incidental,
punitive, special or consequential damages (including - without limitation - lost
profits, lost savings, business interruption, costs related to the removal or
replacement of any products or rework charges) whether or not such
damages are based on tort (including negligence), warranty, breach of
contract or any other legal theory.
Notwithstanding any damages that customer might incur for any reason
whatsoever, Nexperia’s aggregate and cumulative liability towards
customer for the products described herein shall be limited in accordance
with the Terms and conditions of commercial sale of Nexperia.
Terms and conditions of commercial sale — Nexperia
products are sold subject to the general terms and conditions of commercial
sale, as published at http://www.nexperia.com/profile/terms, unless otherwise
agreed in a valid written individual agreement. In case an individual
agreement is concluded only the terms and conditions of the respective
agreement shall apply. Nexperia hereby expressly objects to
applying the customer’s general terms and conditions with regard to the
purchase of Nexperia products by customer.
Right to make changes — Nexperia reserves the right to make
changes to information published in this document, including without
limitation specifications and product descriptions, at any time and without
notice. This document supersedes and replaces all information supplied prior
to the publication hereof.
74HC_HCT107_Q100
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2017. All rights reserved
Product data sheet
Rev. 2 — 26 January 2015
15 of 17
74HC107-Q100; 74HCT107-Q100
Nexperia
Dual JK flip-flop with reset; negative-edge trigger
No offer to sell or license — Nothing in this document may be interpreted or
construed as an offer to sell products that is open for acceptance or the grant,
conveyance or implication of any license under any copyrights, patents or
other industrial or intellectual property rights.
Translations — A non-English (translated) version of a document is for
reference only. The English version shall prevail in case of any discrepancy
between the translated and English versions.
Export control — This document as well as the item(s) described herein
may be subject to export control regulations. Export might require a prior
authorization from competent authorities.
15.4 Trademarks
Notice: All referenced brands, product names, service names and trademarks
are the property of their respective owners.
16. Contact information
For more information, please visit: http://www.nexperia.com
For sales office addresses, please send an email to: salesaddresses@nexperia.com
74HC_HCT107_Q100
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2017. All rights reserved
Product data sheet
Rev. 2 — 26 January 2015
16 of 17
74HC107-Q100; 74HCT107-Q100
Nexperia
Dual JK flip-flop with reset; negative-edge trigger
17. Contents
1
2
3
4
General description. . . . . . . . . . . . . . . . . . . . . . 1
Features and benefits . . . . . . . . . . . . . . . . . . . . 1
Ordering information. . . . . . . . . . . . . . . . . . . . . 1
Functional diagram . . . . . . . . . . . . . . . . . . . . . . 2
5
5.1
5.2
Pinning information. . . . . . . . . . . . . . . . . . . . . . 3
Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3
Pin description . . . . . . . . . . . . . . . . . . . . . . . . . 3
6
Functional description . . . . . . . . . . . . . . . . . . . 4
Limiting values. . . . . . . . . . . . . . . . . . . . . . . . . . 4
Recommended operating conditions. . . . . . . . 5
Static characteristics. . . . . . . . . . . . . . . . . . . . . 5
Dynamic characteristics . . . . . . . . . . . . . . . . . . 7
Waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
Package outline . . . . . . . . . . . . . . . . . . . . . . . . 12
Abbreviations. . . . . . . . . . . . . . . . . . . . . . . . . . 14
Revision history. . . . . . . . . . . . . . . . . . . . . . . . 14
7
8
9
10
11
12
13
14
15
Legal information. . . . . . . . . . . . . . . . . . . . . . . 15
Data sheet status . . . . . . . . . . . . . . . . . . . . . . 15
Definitions. . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
Disclaimers. . . . . . . . . . . . . . . . . . . . . . . . . . . 15
Trademarks. . . . . . . . . . . . . . . . . . . . . . . . . . . 16
15.1
15.2
15.3
15.4
16
17
Contact information. . . . . . . . . . . . . . . . . . . . . 16
Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
© Nexperia B.V. 2017. All rights reserved
For more information, please visit: http://www.nexperia.com
For sales office addresses, please send an email to: salesaddresses@nexperia.com
Date of release: 26 January 2015
相关型号:
74HCT109D,653
74HC(T)109 - Dual JK flip-flop with set and reset; positive-edge trigger SOP 16-Pin
NXP
©2020 ICPDF网 联系我们和版权申明