74HCT4060D-Q100 [NEXPERIA]
14-stage binary ripple counter with oscillatorProduction;
| 型号： | 74HCT4060D-Q100 |
| 厂家： | 
Nexperia |
| 描述： | 14-stage binary ripple counter with oscillatorProduction 光电二极管 逻辑集成电路 触发器 |
| 文件： | 总19页 (文件大小：311K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
74HC4060-Q100;
74HCT4060-Q100
14-stage binary ripple counter with oscillator
Rev. 4 — 8 September 2021
Product data sheet
1. General description
The 74HC4060-Q100; 74HCT4060-Q100 is a 14-stage ripple-carry counter/divider and oscillator
with three oscillator terminals (RS, RTC and CTC), ten buffered parallel outputs (Q3 to Q9 and Q11
to Q13) and an overriding asynchronous master reset (MR). The oscillator configuration allows
design of either RC or crystal oscillator circuits. The oscillator may be replaced by an external
clock signal at input RS. In this case, keep the oscillator pins (RTC and CTC) floating. The counter
advances on the HIGH-to-LOW transition of RS. A HIGH level on MR clears all counter stages and
forces all outputs LOW, independent of the other input conditions. Inputs include clamp diodes.
This enables the use of current limiting resistors to interface inputs to voltages in excess of VCC
.
This product has been qualified to the Automotive Electronics Council (AEC) standard Q100
(Grade 1) and is suitable for use in automotive applications.
2. Features and benefits
•
Automotive product qualification in accordance with AEC-Q100 (Grade 1)
Specified from -40 °C to +85 °C and from -40 °C to +125 °C
•
•
•
•
•
•
•
•
Wide supply voltage range from 2.0 to 6.0 V
CMOS low power dissipation
High noise immunity
Latch-up performance exceeds 100 mA per JESD 78 Class II Level B
All active components on chip
RC or crystal oscillator configuration
Input levels:
•
•
For 74HC4060-Q100: CMOS level
For 74HCT4060-Q100: TTL level
•
•
Complies with JEDEC standards:
•
•
JESD8C (2.7 V to 3.6 V)
JESD7A (2.0 V to 6.0 V)
ESD protection:
•
•
•
MIL-STD-883, method 3015 exceeds 2000 V
HBM JESD22-A114F exceeds 2000 V
MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 Ω)
•
•
Multiple package options
DHVQFN package with Side-Wettable Flanks enabling Automatic Optical Inspection (AOI) of
solder joints
3. Applications
•
•
•
•
Control counters
Timers
Frequency dividers
Time-delay circuits
Nexperia
74HC4060-Q100; 74HCT4060-Q100
14-stage binary ripple counter with oscillator
4. Ordering information
Table 1. Ordering information
Type number
Package
Temperature range Name
Description
Version
74HC4060D-Q100
74HCT4060D-Q100
-40 °C to +125 °C
SO16
plastic small outline package; 16 leads;
body width 3.9 mm
SOT109-1
74HC4060PW-Q100 -40 °C to +125 °C
TSSOP16
plastic thin shrink small outline package; 16 leads; SOT403-1
body width 4.4 mm
74HC4060BQ-Q100
74HCT4060BQ-Q100
-40 °C to +125 °C
DHVQFN16 plastic dual in-line compatible thermal
enhanced very thin quad flat package; no leads;
16 terminals; body 2.5 × 3.5 × 0.85 mm
SOT763-1
5. Functional diagram
10
9
CTR14
CTR14
RTC CTC
3
7
3
7
5
4
6
!G
CTC
RS
Q3
Q4
7
9
10
11
12
5
11
12
5
RTC
RS
4
+
MR
Q5
4
AND
6
11
12
+
Q6
6
MR
14
13
15
1
14
13
15
1
CT
CT
Q7
14
13
15
1
Q8
CT = 0
9
CT = 0
9
Q9
11
11
Q11
Q12
Q13
2
2
2
13
3
13
3
3
(a)
(b)
001aai467
001aai468
Fig. 1. Logic symbol
Fig. 2. IEC logic symbol
10
9
RTC
CTC
RS
11
CP
MR
14-STAGE BINARY COUNTER
MR
12
Q3 Q4 Q5 Q6 Q7 Q8 Q9 Q11 Q12 Q13
7
5
4
6
14
13
15
1
2
3
001aai113
Fig. 3. Functional diagram
CTC
FF
1
FF
4
FF
10
FF
12
FF
14
RTC
RS
CP
CP
CP
CP
CP
Q
Q
Q
Q
Q
MR
MR
MR
MR
MR
MR
Q3
Q9
Q11
Q13
001aai114
Fig. 4. Logic diagram
©
74HC_HCT4060_Q100
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2021. All rights reserved
Product data sheet
Rev. 4 — 8 September 2021
2 / 19
Nexperia
74HC4060-Q100; 74HCT4060-Q100
14-stage binary ripple counter with oscillator
6. Pinning information
6.1. Pinning
74HC4060-Q100
74HCT4060-Q100
terminal 1
index area
74HC4060-Q100
74HCT4060-Q100
2
3
4
5
6
7
15
14
13
12
11
10
Q12
Q13
Q5
Q9
1
2
3
4
5
6
7
8
16
V
Q11
Q12
Q13
Q5
CC
Q7
15
14
13
12
11
10
9
Q8
Q9
Q4
MR
RS
RTC
Q7
(1)
CC
Q6
V
Q8
Q3
Q4
MR
RS
aaa-004007
Transparent top view
Q6
Q3
RTC
CTC
(1) This is not a supply pin. There is no electrical or
mechanical requirement to solder the pad. In case
soldered, the solder land should remain floating or
GND
aaa-004006
connected to VCC
.
Fig. 5. Pin configuration SOT109-1 (SO16) and
SOT403-1 (TSSOP16)
Fig. 6. Pin configuration SOT763-1 (DHVQFN16)
6.2. Pin description
Table 2. Pin description
Symbol
Pin
Description
Q11, Q12, Q13
1, 2, 3
counter output
Q3, Q4, Q5, Q6, Q7, Q8, Q9
7, 5, 4, 6, 14, 13, 15
counter output
GND
CTC
RTC
RS
8
ground (0 V)
9
external capacitor connection
external resistor connection
clock input /oscillator pin
master reset input (active HIGH)
supply voltage
10
11
12
16
MR
VCC
©
74HC_HCT4060_Q100
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2021. All rights reserved
Product data sheet
Rev. 4 — 8 September 2021
3 / 19
Nexperia
74HC4060-Q100; 74HCT4060-Q100
14-stage binary ripple counter with oscillator
7. Functional description
1
2
4
8
16
32
64
128
256
512
1024 2048 4096 8192 16384
RS
MR
Q3
Q4
Q5
Q6
Q7
Q8
Q9
Q11
Q12
Q13
001aai117
Fig. 7. Timing diagram
8. Limiting values
Table 3. Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).
Symbol Parameter
Conditions
Min
Max
+7
Unit
V
VCC
IIK
supply voltage
-0.5
input clamping current
output clamping current
output current
VI < -0.5 V or VI > VCC + 0.5 V
VO < -0.5 V or VO > VCC + 0.5 V
-0.5 V < VO < VCC + 0.5 V
[1]
[1]
-
±20
±20
±25
50
mA
mA
mA
mA
mA
°C
IOK
IO
-
-
ICC
IGND
Tstg
Ptot
supply current
-
ground current
-50
-65
-
-
storage temperature
total power dissipation
+150
500
Tamb = -40 °C to +125 °C
[2]
mW
[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
[2] For SOT109-1 (SO16) package: Ptot derates linearly with 12.4 mW/K above 110 °C.
For SOT403-1 (TSSOP16) package: Ptot derates linearly with 8.5 mW/K above 91 °C.
For SOT763-1 (DHVQFN16) package: Ptot derates linearly with 11.2 mW/K above 106 °C.
©
74HC_HCT4060_Q100
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2021. All rights reserved
Product data sheet
Rev. 4 — 8 September 2021
4 / 19
Nexperia
74HC4060-Q100; 74HCT4060-Q100
14-stage binary ripple counter with oscillator
9. Recommended operating conditions
Table 4. Recommended operating conditions
Voltages are referenced to GND (ground = 0 V)
Symbol Parameter
Conditions
74HC4060-Q100
74HCT4060-Q100
Unit
Min
Typ
Max
Min
Typ
Max
VCC
VI
supply voltage
2.0
5.0
6.0
VCC
VCC
+125
625
139
83
4.5
5.0
5.5
VCC
VCC
V
V
V
input voltage
0
0
-
0
0
-
VO
output voltage
-
-
Tamb
Δt/ΔV
ambient temperature
input transition rise and fall rate
-40
-
-
-40
-
-
+125 °C
VCC = 2.0 V
VCC = 4.5 V
VCC = 6.0 V
-
1.67
-
-
1.67
-
-
ns/V
-
-
139 ns/V
-
-
-
ns/V
10. Static characteristics
Table 5. Static characteristics
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).
Symbol Parameter
Conditions
25 °C
-40 °C to
+85 °C
-40 °C to
+125 °C
Unit
Min
Typ
Max
Min
Max
Min
Max
74HC4060-Q100
VIH
HIGH-level
MR input
input voltage
VCC = 2.0 V
1.5
3.15
4.2
1.3
2.4
3.1
-
-
-
1.5
3.15
4.2
-
-
-
1.5
3.15
4.2
-
-
-
V
V
V
VCC = 4.5 V
VCC = 6.0 V
RS input
VCC = 2.0 V
VCC = 4.5 V
VCC = 6.0 V
1.7
3.6
4.8
-
-
-
-
-
-
1.7
3.6
4.8
-
-
-
1.7
3.6
4.8
-
-
-
V
V
V
VIL
LOW-level
MR input
input voltage
VCC = 2.0 V
VCC = 4.5 V
VCC = 6.0 V
-
-
-
0.8
2.1
2.8
0.5
1.35
1.8
-
-
-
0.5
1.35
1.8
-
-
-
0.5
1.35
1.8
V
V
V
RS input
VCC = 2.0 V
VCC = 4.5 V
VCC = 6.0 V
-
-
-
-
-
-
0.3
0.9
1.2
-
-
-
0.3
0.9
1.2
-
-
-
0.3
0.9
1.2
V
V
V
©
74HC_HCT4060_Q100
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2021. All rights reserved
Product data sheet
Rev. 4 — 8 September 2021
5 / 19
Nexperia
74HC4060-Q100; 74HCT4060-Q100
14-stage binary ripple counter with oscillator
Symbol Parameter
Conditions
25 °C
Typ
-40 °C to
+85 °C
-40 °C to
+125 °C
Unit
Min
Max
Min
Max
Min
Max
VOH
HIGH-level
output
voltage
RTC output; RS = MR = GND
IO = -20 μA; VCC = 2.0 V
IO = -20 μA; VCC = 4.5 V
IO = -20 μA; VCC = 6.0 V
IO = -2.6 mA; VCC = 4.5 V
IO = -3.3 mA; VCC = 6.0 V
RTC output; RS = MR = VCC
IO = -20 μA; VCC = 2.0 V
IO = -20 μA; VCC = 4.5 V
IO = -20 μA; VCC = 6.0 V
IO = -0.65 mA; VCC = 4.5 V
IO = -0.85 mA; VCC = 6.0 V
CTC output; RS = VIH; MR = VIL
IO = -3.2 mA; VCC = 4.5 V
IO = -4.2 mA; VCC = 6.0 V
VI = VIH or VIL; except RTC output
IO = -20 μA; VCC = 2.0 V
IO = -20 μA; VCC = 4.5 V
IO = -20 μA; VCC = 6.0 V
1.9
4.4
2.0
4.5
6.0
-
-
-
-
-
-
1.9
4.4
-
-
-
-
-
1.9
4.4
5.9
3.7
5.2
-
-
-
-
-
V
V
V
V
V
5.9
5.9
3.98
5.48
3.84
5.34
-
1.9
4.4
2.0
4.5
6.0
-
-
-
-
-
-
1.9
4.4
-
-
-
-
-
1.9
4.4
5.9
3.7
5.2
-
-
-
-
-
V
V
V
V
V
5.9
5.9
3.98
5.48
3.84
5.34
-
3.98
5.48
-
-
-
-
3.84
5.34
-
-
3.7
5.2
-
-
V
V
1.9
4.4
5.9
2.0
4.5
6.0
-
-
-
1.9
4.4
5.9
-
-
-
1.9
4.4
5.9
-
-
-
V
V
V
VI = VIH or VIL;
except RTC and CTC outputs
IO = -4.0 mA; VCC = 4.5 V
IO = -5.2 mA; VCC = 6.0 V
RTC output; RS = VCC; MR = GND
IO = 20 μA; VCC = 2.0 V
3.98
5.48
-
-
-
-
3.84
5.34
-
-
3.7
5.2
-
-
V
V
VOL
LOW-level
output
voltage
-
-
-
-
-
0
0
0
-
0.1
0.1
-
-
-
-
-
0.1
0.1
-
-
-
-
-
0.1
0.1
0.1
0.4
0.4
V
V
V
V
V
IO = 20 μA; VCC = 4.5 V
IO = 20 μA; VCC = 6.0 V
0.1
0.1
IO = 2.6 mA; VCC = 4.5 V
IO = 3.3 mA; VCC = 6.0 V
CTC output; RS = VIL; MR = VIH
IO = 3.2 mA; VCC = 4.5 V
IO = 4.2 mA; VCC = 6.0 V
VI = VIH or VIL; except RTC output
IO = 20 μA; VCC = 2.0 V
0.26
0.26
0.33
0.33
-
-
-
-
-
0.26
0.26
-
-
0.33
0.33
-
-
0.4
0.4
V
V
-
-
-
0
0
0
0.1
0.1
0.1
-
-
-
0.1
0.1
0.1
-
-
-
0.1
0.1
0.1
V
V
V
IO = 20 μA; VCC = 4.5 V
IO = 20 μA; VCC = 6.0 V
VI = VIH or VIL;
except RTC and CTC outputs
IO = 4.0 mA; VCC = 4.5 V
IO = 5.2 mA; VCC = 6.0 V
-
-
-
-
0.26
0.26
-
-
0.33
0.33
-
-
0.4
0.4
V
V
©
74HC_HCT4060_Q100
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2021. All rights reserved
Product data sheet
Rev. 4 — 8 September 2021
6 / 19
Nexperia
74HC4060-Q100; 74HCT4060-Q100
14-stage binary ripple counter with oscillator
Symbol Parameter
Conditions
25 °C
-40 °C to
+85 °C
-40 °C to
+125 °C
Unit
Min
Typ
Max
Min
Max
Min
Max
±1.0 μA
II
input leakage VI = VCC or GND; VCC = 6.0 V
current
-
-
±0.1
-
-
-
±1.0
80
-
-
-
-
ICC
CI
supply
current
VI = VCC or GND; IO = 0 A;
VCC = 6.0 V
-
-
-
8.0
-
160 μA
input
3.5
-
pF
capacitance
74HCT4060-Q100
VIH
HIGH-level
input voltage
MR input; VCC = 4.5 V to 5.5 V [1] 2.0
-
-
-
-
-
2.0
3.6
-
-
2.0
3.6
-
-
V
V
V
V
RS input; VCC = 4.5 V
3.6
-
-
-
VIL
LOW-level
input voltage
MR input; VCC = 4.5 V to 5.5 V [1]
RS input; VCC = 4.5 V
-
-
0.8
0.9
0.8
0.9
0.8
0.9
-
-
VOH
HIGH-level
output
voltage
RTC output; RS = MR = VCC
IO = -20 μA; VCC = 4.5 V
4.4
4.5
-
-
-
4.4
-
-
4.4
3.7
-
-
V
V
IO = -0.65 mA; VCC = 4.5 V
RTC output; RS = MR = GND
IO = -20 μA; VCC = 4.5 V
3.98
3.84
4.4
4.5
-
-
-
4.4
-
-
4.4
3.7
-
-
V
V
IO = -2.6 mA; VCC = 4.5 V
CTC output; RS = VIH; MR = VIL
IO = -3.2 mA; VCC = 4.5 V
VI = VIH or VIL; except RTC output
IO = -20 μA; VCC = 4.5 V
3.98
3.84
3.98
4.4
-
-
-
3.84
4.4
-
-
3.7
4.4
-
-
V
V
4.5
VI = VIH or VIL;
except RTC and CTC outputs
IO = -4.0 mA; VCC = 4.5 V
RTC output; RS = VCC; MR = GND
IO = 20 μA; VCC = 4.5 V
3.98
-
-
3.84
-
3.7
-
V
VOL
LOW-level
output
voltage
-
-
0
-
0.1
-
-
0.1
-
-
0.1
0.4
V
V
IO = 2.6 mA; VCC = 4.5 V
0.26
0.33
CTC output; RS = VIL; MR = VIH
IO = 3.2 mA; VCC = 4.5 V
-
-
-
0.26
0.1
-
-
0.33
0.1
-
-
0.4
0.1
V
V
VI = VIH or VIL; except RTC output
IO = 20 μA; VCC = 4.5 V
0
VI = VIH or VIL;
except RTC and CTC outputs
IO = 4.0 mA; VCC = 4.5 V
-
-
-
-
0.26
±0.1
-
-
0.33
±1.0
-
-
0.4
V
II
input leakage VI = VCC or GND; VCC = 5.5 V
current
±1.0 μA
160 μA
196 μA
ICC
ΔICC
supply
current
VI = VCC or GND; VCC = 5.5 V;
IO = 0 A
-
-
-
8.0
-
-
80
-
-
additional
supply
current
per input pin; VI = VCC - 2.1 V;
other inputs at VCC or GND;
VCC = 4.5 V to 5.5 V; IO = 0 A
40
144
180
CI
input
-
3.5
-
-
-
-
-
pF
capacitance
[1] For HCT4060, only input MR (pin 12) has TTL input switching levels.
©
74HC_HCT4060_Q100
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2021. All rights reserved
Product data sheet
Rev. 4 — 8 September 2021
7 / 19
Nexperia
74HC4060-Q100; 74HCT4060-Q100
14-stage binary ripple counter with oscillator
11. Dynamic characteristics
Table 6. Dynamic characteristics
GND = 0 V; CL = 50 pF unless otherwise specified; for test circuit see Fig. 11.
Symbol Parameter Conditions
25 °C
-40 °C to
+85 °C
-40 °C to
+125 °C
Unit
Min
Typ
Max
Min
Max
Min
Max
74HC4060-Q100
tpd
propagation RS to Q3; see Fig. 8
[1]
[2]
delay
VCC = 2.0 V
VCC = 4.5 V
-
-
-
-
99
36
31
29
300
60
-
-
-
-
-
375
75
-
-
-
-
-
450 ns
90
-
ns
ns
ns
VCC = 5.0 V; CL = 15 pF
VCC = 6.0 V
51
64
77
Qn to Qn+1; see Fig. 9
VCC = 2.0 V
-
-
-
-
22
8
80
16
-
-
-
-
-
100
20
-
-
-
-
-
120 ns
VCC = 4.5 V
24
-
ns
ns
ns
VCC = 5.0 V; CL = 15 pF
VCC = 6.0 V
6
6
14
17
20
tPHL
HIGH
MR to Qn; see Fig. 10
VCC = 2.0 V
to LOW
propagation
delay
-
-
-
-
55
20
17
16
175
35
-
-
-
-
-
220
44
-
-
-
-
-
265 ns
VCC = 4.5 V
53
-
ns
ns
ns
VCC = 5.0 V; CL = 15 pF
VCC = 6.0 V
30
37
45
tt
transition
time
Qn; see Fig. 8
VCC = 2.0 V
[3]
-
-
-
19
7
75
15
13
-
-
-
95
19
16
-
-
-
110 ns
VCC = 4.5 V
22
19
ns
ns
VCC = 6.0 V
6
tW
pulse width RS (HIGH or LOW); see Fig. 8
VCC = 2.0 V
80
16
14
17
6
-
-
-
100
20
-
-
-
120
24
-
-
-
ns
ns
ns
VCC = 4.5 V
VCC = 6.0 V
5
17
20
MR (HIGH); see Fig. 10
VCC = 2.0 V
80
16
14
25
9
-
-
-
100
20
-
-
-
120
24
-
-
-
ns
ns
ns
VCC = 4.5 V
VCC = 6.0 V
7
17
20
trec
recovery
time
MR to RS; see Fig. 10
VCC = 2.0 V
100
20
28
10
8
-
-
-
125
25
-
-
-
150
30
-
-
-
ns
ns
ns
VCC = 4.5 V
VCC = 6.0 V
17
21
26
©
74HC_HCT4060_Q100
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2021. All rights reserved
Product data sheet
Rev. 4 — 8 September 2021
8 / 19
Nexperia
74HC4060-Q100; 74HCT4060-Q100
14-stage binary ripple counter with oscillator
Symbol Parameter Conditions
25 °C
Typ
-40 °C to
+85 °C
-40 °C to
+125 °C
Unit
Min
Max
Min
Max
Min
Max
fmax
maximum
frequency
RS; see Fig. 8
VCC = 2.0 V
6
30
-
26
80
87
95
40
-
-
-
-
-
4.8
24
-
-
-
-
-
-
4
-
MHz
MHz
MHz
MHz
pF
VCC = 4.5 V
20
-
-
-
-
-
VCC = 5.0 V; CL = 15 pF
VCC = 6.0 V
35
-
28
-
24
-
CPD
power
VI = GND to VCC; VCC = 5 V;
[4]
dissipation fi = 1 MHz
capacitance
74HCT4060-Q100
tpd
propagation RS to Q3; see Fig. 8
[1]
[2]
delay
VCC = 4.5 V
-
-
33
31
66
-
-
-
83
-
-
-
99
-
ns
ns
VCC = 5.0 V; CL = 15 pF
Qn to Qn+1; see Fig. 9
VCC = 4.5 V
-
-
8
6
16
-
-
-
20
-
-
-
24
-
ns
ns
VCC = 5.0 V; CL = 15 pF
MR to Qn; see Fig. 10
VCC = 4.5 V
tPHL
HIGH
to LOW
propagation
delay
-
-
21
18
44
-
-
-
55
-
-
-
66
-
ns
ns
VCC = 5.0 V; CL = 15 pF
tt
transition
time
Qn; see Fig. 8
VCC = 4.5 V
[3]
-
7
6
15
-
-
19
-
-
22
-
ns
ns
ns
ns
tW
pulse width RS (HIGH or LOW); see Fig. 8
VCC = 4.5 V
16
16
26
20
20
33
24
24
39
MR (HIGH); see Fig. 10
VCC = 4.5 V
6
-
-
-
trec
recovery
time
MR to RS; see Fig. 10
VCC = 4.5 V
13
-
-
-
fmax
maximum
frequency
RS; see Fig. 8
VCC = 4.5 V
30
-
80
88
40
-
-
-
24
-
-
-
-
20
-
-
-
-
MHz
MHz
pF
VCC = 5.0 V; CL = 15 pF
CPD
power
VI = GND to VCC - 1.5 V;
[4]
-
-
-
dissipation VCC = 5 V; fi = 1 MHz
capacitance
[1] tpd is the same as tPHL and tPLH
.
[2] Qn+1 is the next Qn output.
[3] tt is the same as tTHL and tTLH
.
[4] CPD is used to determine the dynamic power dissipation (PD in μW):
PD = CPD × VCC 2 × fi × N + Σ(CL × VCC 2 × fo) where:
fi = input frequency in MHz;
fo = output frequency in MHz;
CL = output load capacitance in pF;
VCC = supply voltage in V;
N = number of inputs switching;
Σ(CL × VCC 2 × fo) = sum of outputs.
©
74HC_HCT4060_Q100
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2021. All rights reserved
Product data sheet
Rev. 4 — 8 September 2021
9 / 19
Nexperia
74HC4060-Q100; 74HCT4060-Q100
14-stage binary ripple counter with oscillator
11.1. Waveforms and test circuit
1/f
max
V
I
RS input
GND
V
M
t
W
t
t
PHL
PLH
V
OH
90 %
90 %
V
Q3 output
M
10 %
10 %
V
OL
t
t
THL
TLH
001aai118
Measurement points are given in Table 7.
VOL and VOH are typical voltage output levels that occur with the output load.
Fig. 8. Waveforms showing the clock (RS) to output (Q3) propagation delays, the clock pulse width, the output
transition times and the maximum clock frequency
V
OH
Qn output
V
M
V
OL
t
t
PLH
PHL
V
OH
V
M
Qn+1 output
V
OL
001aai120
Measurement points are given in Table 7.
VOL and VOH are typical voltage output levels that occur with the output load.
Fig. 9. Waveforms showing the output Qn to output Qn+1 propagation delays
V
I
MR input
GND
V
M
t
W
t
rec
V
I
RS input
GND
V
M
t
PHL
V
OH
V
Qn output
M
V
OL
001aai119
Measurement points are given in Table 7.
VOL and VOH are typical voltage output levels that occur with the output load.
Fig. 10. Waveforms showing the master reset (MR) pulse width, the master reset to output (Qn) propagation
delays and the master reset to clock (RS) recovery time
©
74HC_HCT4060_Q100
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2021. All rights reserved
Product data sheet
Rev. 4 — 8 September 2021
10 / 19
Nexperia
74HC4060-Q100; 74HCT4060-Q100
14-stage binary ripple counter with oscillator
Table 7. Measurement points
Type
Input
VM
Output
VM
74HC4060-Q100
74HCT4060-Q100
0.5 × VCC
1.3 V
0.5 × VCC
1.3 V
t
W
V
I
90 %
negative
pulse
V
V
V
V
M
M
10 %
GND
t
t
r
f
t
t
f
r
V
I
90 %
positive
pulse
M
M
10 %
GND
t
W
V
CC
V
I
V
O
G
DUT
R
T
C
L
001aah768
Test data is given in Table 8.
Definitions test circuit:
RT = Termination resistance should be equal to output impedance Zo of the pulse generator.
CL = Load capacitance including jig and probe capacitance.
Fig. 11. Test circuit for measuring switching times
Table 8. Test data
Type
Input
VI
Load
tr, tf
6 ns
6 ns
CL
74HC4060-Q100
74HCT4060-Q100
VCC
3 V
15 pF, 50 pF
15 pF, 50 pF
12. RC oscillator
12.1. Timing component limitations
The oscillator frequency is mainly determined by RtCt, provided R2 ≈ 2Rt and R2C2 << RtCt. The
function of R2 is to minimize the influence of the forward voltage across the input protection diodes
on the frequency. The stray capacitance C2 should be kept as small as possible. In consideration
of accuracy, Ct must be larger than the inherent stray capacitance. Rt must be larger than the ON
resistance in series with it, which typically is 280 Ω at VCC = 2.0 V, 130 Ω at VCC = 4.5 V and 100 Ω
at VCC = 6.0 V.
©
74HC_HCT4060_Q100
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2021. All rights reserved
Product data sheet
Rev. 4 — 8 September 2021
11 / 19
Nexperia
74HC4060-Q100; 74HCT4060-Q100
14-stage binary ripple counter with oscillator
74HC4060-Q100
74HCT4060-Q100
MR (from logic)
11 RS
RTC
10
CTC
9
C2
R2
R
t
C
t
aaa-004008
Typical formula for oscillator frequency:
Fig. 12. Example of a RC oscillator
The recommended values for these components to maintain agreement with the typical oscillation
formula are:
Ct > 50 pF, up to any practical value and 10 kΩ < Rt < 1 MΩ.
In order to avoid start-up problems, Rt ≥ 1 kΩ.
12.2. Typical crystal oscillator circuit
In Fig. 13, R2 is the power limiting resistor. For starting and maintaining oscillation a minimum
transconductance is necessary, so R2 should not be too large. A practical value for R2 is 2.2 kΩ.
74HC4060-Q100
74HCT4060-Q100
MR (from logic)
11 RS
Rbias
560 kΩ
RTC
10
V
DD
Rbias
100 k to 1 M
0.47 pF
100 µF
R2
2.2 k
V
I
input
output
A
I
O
(f = 1 kHz)
i
GND
001aai123
C3
22 pF to 37 pF
C2
100 pF
gfs = ΔIO / ΔVI at VO is constant; MR = LOW.
See also Fig. 15.
aaa-004009
Fig. 13. External component connection for a crystal
oscillator
Fig. 14. Test set-up for measuring forward
transconductance
©
74HC_HCT4060_Q100
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2021. All rights reserved
Product data sheet
Rev. 4 — 8 September 2021
12 / 19
Nexperia
74HC4060-Q100; 74HCT4060-Q100
14-stage binary ripple counter with oscillator
001aai124
14
(1)
g
fs
(mA/V)
(2)
(3)
10
6
2
0
2
4
6
V
(V)
CC
(1) Maximum.
(2) Typical.
(3) Minimum.
Tamb = 25 °C.
Fig. 15. Typical forward transconductance as function of the supply voltage
001aai125
001aai127
5
4
3
2
5
4
3
2
10
10
f
f
osc
(Hz)
osc
(Hz)
R
t
10
10
C
t
10
10
10
10
10
10
10
10
3
4
5
6
- 4
- 3
- 2
10
- 1
10
10
10
10
10
R (Ω)
t
C (µF)
t
VCC = 2.0 V to 6.0 V; Tamb = 25 °C.
For Rt curve: Ct = 1 nF; R2 = 2 × Rt.
VCC = 2.0 V to 6.0 V; Tamb = 25 °C.
For Ct curve: Rt = 100 kΩ; R2 = 200 kΩ.
Fig. 16. RC oscillator frequency as a function of Rt
Fig. 17. RC oscillator frequency as a function of Ct
©
74HC_HCT4060_Q100
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2021. All rights reserved
Product data sheet
Rev. 4 — 8 September 2021
13 / 19
Nexperia
74HC4060-Q100; 74HCT4060-Q100
14-stage binary ripple counter with oscillator
13. Package outline
SO16: plastic small outline package; 16 leads; body width 3.9 mm
SOT109-1
D
E
A
X
v
c
y
H
M
A
E
Z
16
9
Q
A
2
A
(A )
3
A
1
pin 1 index
θ
L
p
L
1
8
e
w
M
detail X
b
p
0
2.5
scale
5 mm
DIMENSIONS (inch dimensions are derived from the original mm dimensions)
A
(1)
(1)
(1)
UNIT
A
A
A
b
c
D
E
e
H
E
L
L
p
Q
v
w
y
Z
θ
1
2
3
p
max.
0.25
0.10
1.45
1.25
0.49
0.36
0.25
0.19
10.0
9.8
4.0
3.8
6.2
5.8
1.0
0.4
0.7
0.6
0.7
0.3
mm
1.27
0.05
1.05
0.041
1.75
0.25
0.01
0.25
0.1
0.25
0.01
8o
0o
0.0100
0.0075
0.010 0.057
0.004 0.049
0.019
0.014
0.39
0.38
0.16
0.15
0.244
0.228
0.039 0.028
0.016 0.020
0.028
0.012
inches
0.069
0.01 0.004
Note
1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.
REFERENCES
OUTLINE
EUROPEAN
PROJECTION
ISSUE DATE
VERSION
IEC
JEDEC
JEITA
99-12-27
03-02-19
SOT109-1
076E07
MS-012
Fig. 18. Package outline SOT109-1 (SO16)
©
74HC_HCT4060_Q100
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2021. All rights reserved
Product data sheet
Rev. 4 — 8 September 2021
14 / 19
Nexperia
74HC4060-Q100; 74HCT4060-Q100
14-stage binary ripple counter with oscillator
TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm
SOT403-1
D
E
A
X
c
y
H
v
M
A
E
Z
9
16
Q
(A )
3
A
2
A
A
1
pin 1 index
θ
L
p
L
1
8
detail X
w
M
b
p
e
0
2.5
5 mm
scale
DIMENSIONS (mm are the original dimensions)
A
(1)
(2)
(1)
UNIT
A
A
A
b
c
D
E
e
H
L
L
Q
v
w
y
Z
θ
1
2
3
p
E
p
max.
8o
0o
0.15
0.05
0.95
0.80
0.30
0.19
0.2
0.1
5.1
4.9
4.5
4.3
6.6
6.2
0.75
0.50
0.4
0.3
0.40
0.06
mm
1.1
0.65
1
0.2
0.13
0.1
0.25
Notes
1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.
REFERENCES
OUTLINE
EUROPEAN
PROJECTION
ISSUE DATE
VERSION
IEC
JEDEC
JEITA
99-12-27
03-02-18
SOT403-1
MO-153
Fig. 19. Package outline SOT403-1 (TSSOP16)
©
74HC_HCT4060_Q100
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2021. All rights reserved
Product data sheet
Rev. 4 — 8 September 2021
15 / 19
Nexperia
74HC4060-Q100; 74HCT4060-Q100
14-stage binary ripple counter with oscillator
DHVQFN16: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads;
16 terminals; body 2.5 x 3.5 x 0.85 mm
SOT763-1
B
A
D
A
A
1
E
c
detail X
terminal 1
index area
C
terminal 1
index area
e
1
y
y
e
b
v
M
C
C
A
B
C
1
w
M
2
7
L
1
8
9
E
h
e
16
15
10
D
h
X
0
2.5
scale
5 mm
DIMENSIONS (mm are the original dimensions)
(1)
A
(1)
(1)
UNIT
A
1
b
c
E
h
e
e
y
D
D
E
L
v
w
y
1
1
h
max.
0.05 0.30
0.00 0.18
3.6
3.4
2.15
1.85
2.6
2.4
1.15
0.85
0.5
0.3
mm
0.05
0.1
1
0.2
0.5
2.5
0.1
0.05
Note
1. Plastic or metal protrusions of 0.075 mm maximum per side are not included.
REFERENCES
OUTLINE
EUROPEAN
PROJECTION
ISSUE DATE
VERSION
IEC
JEDEC
JEITA
02-10-17
03-01-27
SOT763-1
- - -
MO-241
- - -
Fig. 20. Package outline SOT763-1 (DHVQFN16)
©
74HC_HCT4060_Q100
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2021. All rights reserved
Product data sheet
Rev. 4 — 8 September 2021
16 / 19
Nexperia
74HC4060-Q100; 74HCT4060-Q100
14-stage binary ripple counter with oscillator
14. Abbreviations
Table 9. Abbreviations
Acronym
Description
CMOS
DUT
ESD
HBM
MIL
Complementary Metal-Oxide Semiconductor
Device Under Test
ElectroStatic Discharge
Human Body Model
Military
MM
Machine Model
TTL
Transistor-Transistor Logic
15. Revision history
Table 10. Revision history
Document ID
Release date Data sheet status
20210908 Product data sheet
Change notice Supersedes
- 74HC_HCT4060_Q100 v.3
74HC_HCT4060_Q100 v.4
Modifications:
•
•
Type number 74HC4060DB-Q100 (SSOP16/SOT338-1) removed.
Section 2 updated.
74HC_HCT4060_Q100 v.3
Modifications:
20200508
Product data sheet
-
74HC_HCT4060_Q100 v.2
•
The format of this data sheet has been redesigned to comply with the identity
guidelines of Nexperia.
•
•
•
•
•
•
Legal texts have been adapted to the new company name where appropriate.
Section 1 and Section 2 updated.
Fig. 2: Pinnames corrected. (errata)
Table 3: Derating values for Ptot total power dissipation updated.
Table 5: HIGH and LOW input levels added for 74HCT4060-Q100. (errata)
Type number 74HCT4060DB-Q100 (SSOP16/SOT338-1) removed.
74HC_HCT4060_Q100 v.2
Modifications:
20130410
74HC4060DB-Q100 and 74HCT4060DB-Q100 added.
20120802 Product data sheet
Product data sheet
-
74HC_HCT4060_Q100 v.1
•
74HC_HCT4060_Q100 v.1
-
-
©
74HC_HCT4060_Q100
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2021. All rights reserved
Product data sheet
Rev. 4 — 8 September 2021
17 / 19
Nexperia
74HC4060-Q100; 74HCT4060-Q100
14-stage binary ripple counter with oscillator
equipment, nor in applications where failure or malfunction of an Nexperia
product can reasonably be expected to result in personal injury, death or
severe property or environmental damage. Nexperia and its suppliers accept
no liability for inclusion and/or use of Nexperia products in such equipment or
applications and therefore such inclusion and/or use is at the customer's own
risk.
16. Legal information
Data sheet status
Quick reference data — The Quick reference data is an extract of the
product data given in the Limiting values and Characteristics sections of this
document, and as such is not complete, exhaustive or legally binding.
Document status Product
Definition
[1][2]
status [3]
Applications — Applications that are described herein for any of these
products are for illustrative purposes only. Nexperia makes no representation
or warranty that such applications will be suitable for the specified use
without further testing or modification.
Objective [short]
data sheet
Development
This document contains data from
the objective specification for
product development.
Preliminary [short]
data sheet
Qualification
Production
This document contains data from
the preliminary specification.
Customers are responsible for the design and operation of their applications
and products using Nexperia products, and Nexperia accepts no liability for
any assistance with applications or customer product design. It is customer’s
sole responsibility to determine whether the Nexperia product is suitable
and fit for the customer’s applications and products planned, as well as
for the planned application and use of customer’s third party customer(s).
Customers should provide appropriate design and operating safeguards to
minimize the risks associated with their applications and products.
Product [short]
data sheet
This document contains the product
specification.
[1] Please consult the most recently issued document before initiating or
completing a design.
[2] The term 'short data sheet' is explained in section "Definitions".
[3] The product status of device(s) described in this document may have
changed since this document was published and may differ in case of
multiple devices. The latest product status information is available on
the internet at https://www.nexperia.com.
Nexperia does not accept any liability related to any default, damage, costs
or problem which is based on any weakness or default in the customer’s
applications or products, or the application or use by customer’s third party
customer(s). Customer is responsible for doing all necessary testing for the
customer’s applications and products using Nexperia products in order to
avoid a default of the applications and the products or of the application or
use by customer’s third party customer(s). Nexperia does not accept any
liability in this respect.
Definitions
Draft — The document is a draft version only. The content is still under
internal review and subject to formal approval, which may result in
modifications or additions. Nexperia does not give any representations or
warranties as to the accuracy or completeness of information included herein
and shall have no liability for the consequences of use of such information.
Limiting values — Stress above one or more limiting values (as defined in
the Absolute Maximum Ratings System of IEC 60134) will cause permanent
damage to the device. Limiting values are stress ratings only and (proper)
operation of the device at these or any other conditions above those
given in the Recommended operating conditions section (if present) or the
Characteristics sections of this document is not warranted. Constant or
repeated exposure to limiting values will permanently and irreversibly affect
the quality and reliability of the device.
Short data sheet — A short data sheet is an extract from a full data sheet
with the same product type number(s) and title. A short data sheet is
intended for quick reference only and should not be relied upon to contain
detailed and full information. For detailed and full information see the relevant
full data sheet, which is available on request via the local Nexperia sales
office. In case of any inconsistency or conflict with the short data sheet, the
full data sheet shall prevail.
Terms and conditions of commercial sale — Nexperia products are
sold subject to the general terms and conditions of commercial sale, as
published at http://www.nexperia.com/profile/terms, unless otherwise agreed
in a valid written individual agreement. In case an individual agreement is
concluded only the terms and conditions of the respective agreement shall
apply. Nexperia hereby expressly objects to applying the customer’s general
terms and conditions with regard to the purchase of Nexperia products by
customer.
Product specification — The information and data provided in a Product
data sheet shall define the specification of the product as agreed between
Nexperia and its customer, unless Nexperia and customer have explicitly
agreed otherwise in writing. In no event however, shall an agreement be
valid in which the Nexperia product is deemed to offer functions and qualities
beyond those described in the Product data sheet.
No offer to sell or license — Nothing in this document may be interpreted
or construed as an offer to sell products that is open for acceptance or the
grant, conveyance or implication of any license under any copyrights, patents
or other industrial or intellectual property rights.
Disclaimers
Export control — This document as well as the item(s) described herein
may be subject to export control regulations. Export might require a prior
authorization from competent authorities.
Limited warranty and liability — Information in this document is believed
to be accurate and reliable. However, Nexperia does not give any
representations or warranties, expressed or implied, as to the accuracy
or completeness of such information and shall have no liability for the
consequences of use of such information. Nexperia takes no responsibility
for the content in this document if provided by an information source outside
of Nexperia.
Translations — A non-English (translated) version of a document is for
reference only. The English version shall prevail in case of any discrepancy
between the translated and English versions.
In no event shall Nexperia be liable for any indirect, incidental, punitive,
special or consequential damages (including - without limitation - lost
profits, lost savings, business interruption, costs related to the removal
or replacement of any products or rework charges) whether or not such
damages are based on tort (including negligence), warranty, breach of
contract or any other legal theory.
Trademarks
Notice: All referenced brands, product names, service names and
trademarks are the property of their respective owners.
Notwithstanding any damages that customer might incur for any reason
whatsoever, Nexperia’s aggregate and cumulative liability towards customer
for the products described herein shall be limited in accordance with the
Terms and conditions of commercial sale of Nexperia.
Right to make changes — Nexperia reserves the right to make changes
to information published in this document, including without limitation
specifications and product descriptions, at any time and without notice. This
document supersedes and replaces all information supplied prior to the
publication hereof.
Suitability for use in automotive applications — This Nexperia product
has been qualified for use in automotive applications. Unless otherwise
agreed in writing, the product is not designed, authorized or warranted to
be suitable for use in life support, life-critical or safety-critical systems or
©
74HC_HCT4060_Q100
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2021. All rights reserved
Product data sheet
Rev. 4 — 8 September 2021
18 / 19
Nexperia
74HC4060-Q100; 74HCT4060-Q100
14-stage binary ripple counter with oscillator
Contents
1. General description......................................................1
2. Features and benefits.................................................. 1
3. Applications.................................................................. 1
4. Ordering information....................................................2
5. Functional diagram.......................................................2
6. Pinning information......................................................3
6.1. Pinning.........................................................................3
6.2. Pin description.............................................................3
7. Functional description................................................. 4
8. Limiting values............................................................. 4
9. Recommended operating conditions..........................5
10. Static characteristics..................................................5
11. Dynamic characteristics.............................................8
11.1. Waveforms and test circuit.......................................10
12. RC oscillator............................................................. 11
12.1. Timing component limitations.................................. 11
12.2. Typical crystal oscillator circuit................................ 12
13. Package outline........................................................ 14
14. Abbreviations............................................................17
15. Revision history........................................................17
16. Legal information......................................................18
© Nexperia B.V. 2021. All rights reserved
For more information, please visit: http://www.nexperia.com
For sales office addresses, please send an email to: salesaddresses@nexperia.com
Date of release: 8 September 2021
©
74HC_HCT4060_Q100
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2021. All rights reserved
Product data sheet
Rev. 4 — 8 September 2021
19 / 19
相关型号：
74HCT4060D-Q100,118
Binary Counter, HCT Series, Asynchronous, Negative Edge Triggered, 14-Bit, Up Direction, CMOS, PDSO16
NXP
74HCT4060D-T
IC HCT SERIES, ASYN NEGATIVE EDGE TRIGGERED 14-BIT UP BINARY COUNTER, PDSO16, 3.90 MM, PLASTIC, MS-012, SOT-109, SOP-16, Counter
NXP
74HCT4060DB-T
IC HCT SERIES, ASYN NEGATIVE EDGE TRIGGERED 14-BIT UP BINARY COUNTER, PDSO16, 5.30 MM, PLASTIC, MO-150, SOT-338-1, SSOP-16, Counter
NXP
©2020 ICPDF网 联系我们和版权申明