935313689574 [NXP]
SIPO Based Peripheral Driver;
| 型号： | 935313689574 |
| 厂家： | 
NXP |
| 描述： | SIPO Based Peripheral Driver 驱动 接口集成电路 |
| 文件： | 总24页 (文件大小：1582K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
Document Number: MC33996
Rev. 8.0, 8/2008
escale Semiconductor
Advance Information
16 Output Switch with SPI
Control
33996
The 33996 is a 16-output low side switch with a 24-bit serial input
control. It is designed for a variety of applications including inductive,
incandescent, and LED loads. The Serial Peripheral Interface (SPI)
provides both input control and diagnostic readout. A Pulse Width
Modulation (PWM) control input is provided for pulse width
modulation of multiple outputs at the same duty cycle. A dedicated
reset input provides the ability to clear all internal registers and turn
all outputs off.
LOW SIDE SWITCH
The 33996 directly interfaces with micro controllers and is
compatible with both 3.3 and 5.0V CMOS logic levels. The 33996, in
effect, serves as a bus expander and buffer with fault management
features that reduce the MCU’s fault management burden.
Features
• Designed to operate 5.0V < VPWR < 27V
• 24 Bit SPI for control and fault reporting, 3.3/5.0V compatible
• Outputs are current limited (0.9 to 2.5A) to drive incandescent
lamps
EK SUFFIX (PB-FREE)
98ARL10543D
32-PIN SOICW EXPOSED PAD
• Output voltage clamp of +50V during inductive switching
• On/Off control of open load detect current (LED application)
• VPWR standby current < 10μA
• RDS(ON) of 0.55Ω at 25°C typical
• Independent over-temperature protection
• Output selectable for PWM control
ORDERING INFORMATION
Temperature
Device
Package
Range (T )
A
MC33996EK/R2
MCZ33996EK/R2
• Output ON short-to-VBAT and off short-to-ground/open detection
• Pb-free packaging designated by suffix code EK
-40°C to 125°C
32 SOICW-EP
Vdd
3.3 V/5.0 V
V
V
PWR
BAT
33996
SOPWR VPWR
VDD
MCU
SCLK
CS
MISO
MOSI
PWM
RST
SCLK
CS
SI
SO
PWM
RST
OUT0
OUT1
OUT2
OUT3
OUT4
OUT5
OUT6
OUT7
OUT8
OUT9
OUT10
OUT11
OUT12
OUT13
OUT14
OUT15
Solenoid/Relay
LED
Lamp
/8
GND
Figure 1. 33996 Simplified Application Diagram
* This document contains certain information on a new product.
Specifications and information herein are subject to change without notice.
© Freescale Semiconductor, Inc., 2007-2008. All rights reserved.
ERNAL BLOCK DIAGRAM
IINTERNAL BLOCK DIAGRAM
VPWR
OUT0
Over-voltage
Detect
Voltage
Regulator
VDD
Bias
VDD
50V
GE
OT
SF
OF
OVD
PWM
VDD
Gate
Control
10μA
RB
SFPDB
To Gates
1to15
OUT1-15
RST
25μA
SFL
CS
SCLK
SI
SO
CSI
CSBI
V
Ref
10μA
Input
CS
SCLK
SI
Open
Load
Detect
Enable
ILimit
Buffers
RS
50μA
10μA
Short and
Open
Load
GND (8)
10 μA
SPI
Interface
Logic
Detect
Serial D/O
Line Driver
SO
Over-temperature
Detect
SOPWR
From Detectors 1to15
Figure 2. 33996 Simplified Internal Block Diagram
33996
Analog Integrated Circuit Device Data
Freescale Semiconductor
2
PIN CONNECTIONS
PIN CONNECTIONS
OUT0
OUT1
SOPWR
OUT2
OUT3
VPWR
GND
GND
GND
GND
SCLK
OUT4
OUT5
CS
OUT15
OUT14
PWM
OUT13
OUT12
RST
1
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
2
3
4
5
6
7
GND
GND
GND
GND
8
9
10
11
12
13
14
15
16
SO
OUT11
OUT10
SI
OUT9
OUT8
OUT6
OUT7
Figure 3. 33996 Pin Locations
Table 1. Pin Definitions
A functional description of each pin can be found in the Functional Pin Description section beginning on page 10.
Pin
Pin Name
Formal Name
Definition
Open drain output pin.
1, 2, 4, 5, 12, 13, OUT0–OUT15
15–18, 20, 21,
Output 0–Output 15
28, 29, 31, 32
Power supply pin to the SO output driver.
Battery supply input pin.
3
SOPWR
VPWR
GND
SCLK
CS
SOPWR Supply
Battery Input
Ground
6
Ground for logic, analog, and power output devices.
System Clock for internal shift registers of the 33996.
SPI control chip select input pin from the MCU to the 33996.
Serial data input pin to the 33996.
7–10, 23–26
11
14
19
22
27
30
33
System Clock
Chip Select
Serial Input
Serial Output
Reset
SI
Serial data output pin.
SO
Active low reset input pin.
RST
PWM
EP
PWM control input pin. Supports PWM on any combination of outputs.
PWM Control
Exposed Pad
Device will perform as specified with the Exposed Pad un-terminated
(floating) however, it is recommended that the Exposed Pad be
terminated to system ground.
33996
Analog Integrated Circuit Device Data
Freescale Semiconductor
3
CTRICAL CHARACTERISTICS
MAXIMUM RATINGS
ELECTRICAL CHARACTERISTICS
MAXIMUM RATINGS
Table 2. Maximum Ratings
All voltages are with respect to ground unless otherwise noted.
Rating
Symbol
Value
Unit
ELECTRICAL RATINGS
VPWR Supply Voltage (1)
VPWR
SOPWR
VIN
-1.5 to 50
-0.3 to 7.0
-0.3 to 7.0
-0.3 to 45
6.0
V
V
SO Output Driver Power Supply Voltage (1)
SPI Interface Logic Input Voltage (CS, PWM, SI, SO, SCLK, RST) (1)
Output Drain Voltage
V
VD
V
Frequency of SPI Operation (2)
fSPI
MHz
mJ
V
Output Clamp Energy (3)
ECLAMP
50
ESD Voltage (4)
Human Body Model
Machine Model
VESD1
VESD2
±2000
±200
THERMAL RATINGS
Operating Temperature
Ambient
°C
°C
TA
TJ
-40 to 125
-40 to 150
-40 to 125
Junction
Case
TC
Storage Temperature
T
-55 to 150
1.7
STG
Power Dissipation (TA = 25°C) (5)
P
W
D
(7)
Peak Package Reflow Temperature During Reflow (6)
,
TPPRT
Note 7
°C
Thermal Resistance
°C/W
R
Junction-to-Ambient (8)
JA
θJL
JC
θ
75
8.0
1.2
R
R
Junction- to-Lead (9)
Junction-to-Flag
θ
Notes
1. Exceeding these limits may cause malfunction or permanent damage to the device.
2. This parameter is guaranteed by design but not production tested.
3. Maximum output clamp energy capability at 150°C junction temperature using single nonrepetitive pulse method.
4. ESD data available upon request. ESD testing is performed in accordance with the Human Body Model (CZAP = 100pF, RZAP = 1500Ω)
and the Machine Model (CZAP = 200pF, RZAP = 0Ω).
5. Maximum power dissipation with no heat sink used.
6. Pin soldering temperature limit is for 10 seconds maximum duration. Not designed for immersion soldering. Exceeding these limits may
cause malfunction or permanent damage to the device.
7. Freescale’s Package Reflow capability meets Pb-free requirements for JEDEC standard J-STD-020C. For Peak Package Reflow
Temperature and Moisture Sensitivity Levels (MSL), Go to www.freescale.com, search by part number [e.g. remove prefixes/suffixes
and enter the core ID to view all orderable parts. (i.e. MC33xxxD enter 33xxx), and review parametrics.
8. Tested per JEDEC test JESD52-2 (single-layer PWB).
9. Tested per JEDEC test JESD51-8 (two-layer PWB).
33996
Analog Integrated Circuit Device Data
Freescale Semiconductor
4
ELECTRICAL CHARACTERISTICS
STATIC ELECTRICAL CHARACTERISTICS
STATIC ELECTRICAL CHARACTERISTICS
Table 3. STATIC ELECTRICAL CHARACTERISTICS
Characteristics noted under conditions 3.1V ≤ SOPWR ≤ 5.5V, 5.0V ≤ VPWR ≤ 18V, -40°C ≤ TA ≤ 125°C unless otherwise noted.
Where applicable, typical values noted reflect the parameter ‘s approximate value with VPWR = 13V, TA = 25°C.
Characteristic
POWER SUPPLY (VPWR)
Symbol
Min
Typ
Max
Unit
Supply Voltage Range
Fully Operational
V
V
PWR(FO)
5.0
–
27
Supply Current
I
mA
PWR(ON)
All Outputs ON, IOUT = 0.3A
–
_
4.0
1.0
8.0
10
Sleep State Supply Current at RST ≤ 0.8 and/or
I
μA
PWR(SS)
VOV
SO
≤ 1.5V
PWR
Over-voltage Shutdown
27.5
0.6
–
31.5
1.4
3.2
–
35
2.3
4.0
5.5
500
10
V
V
Over-voltage Shutdown Hysteresis
VPWR Under-voltage Shutdown
VOV(HYS)
V
V
PWR(UV)
SPI Interface Logic Supply Voltage
SPI Interface Logic Supply Current (RST Pin High)
SPI Interface Logic Supply Current (RST Pin Low)
SOPWR
3.1
100
-10
1.5
V
ISOPWR(RSTH)
ISOPWR(RSTL)
SOPWR(UNVOL)
–
μA
μA
V
–
SPI Interface Logic Supply Under-voltage Lockout
Threshold
2.5
3.0
POWER OUTPUT (VPWR)
Drain-to-Source ON Resistance (IOUT = 0.35A, V
13V)
=
RDS(ON)
Ω
PWR
–
–
–
0.75
0.55
0.45
1.1
–
T = 125°C
J
T = 25°C
–
J
T = -40°C
J
Output Self-Limiting Current
Outputs Programmed ON
IOUT(
A
V
)
lim
0.9
2.5
25
1.2
3.0
50
2.5
3.5
Output Fault Detect Threshold (10)
Outputs Programmed OFF
VOUTth(F)
Output Off Open Load Detect Current (11)
IOCO
μA
Outputs Programmed OFF (V
= 5.0V, 13V, 18V)
100
PWR
Output Clamp Voltage
VCL
V
IOUT = 20mA
45
50
55
10
Output Leakage Current
IOUT(
μA
)
lkg
SOPWR ≤ 1.5V, VOUT 1-16 = 18V
-10
2.0
Over-temperature Shutdown (Outputs OFF) (12)
Over-temperature Shutdown Hysteresis (12)
Notes
TLIM
TLIM(
155
5.0
165
10
180
20
°C
°C
)
hys
10. Output Fault Detect Thresholds with outputs programmed OFF. Output Fault Detect Thresholds are the same for output open and
shorts.
11. Output OFF Open Load Detect Current is the current required to flow through the load for the purpose of detecting the existence of an
open load condition when the specific output is commanded to be OFF.
12. This parameter is guaranteed by design; however, it is not production tested.
33996
Analog Integrated Circuit Device Data
Freescale Semiconductor
5
CTRICAL CHARACTERISTICS
STATIC ELECTRICAL CHARACTERISTICS
Table 3. STATIC ELECTRICAL CHARACTERISTICS
Characteristics noted under conditions 3.1V ≤ SOPWR ≤ 5.5V, 5.0V ≤ VPWR ≤ 18V, -40°C ≤ TA ≤ 125°C unless otherwise noted.
Where applicable, typical values noted reflect the parameter ‘s approximate value with VPWR = 13V, TA = 25°C.
Characteristic
Symbol
Min
Typ
Max
Unit
DIGITAL INTERFACE (RST, SI, CS, SCLK, SO, PWM)
Input Logic Voltage Thresholds (13)
VINLOGIC
0.8
0.8
–
–
2.2
2.2
V
V
Input Logic Voltage Thresholds for RST
V
INRST
ISI
SI Pull-down Current
SI = 5.0 V
μA
2.0
-30
2.0
10
-10
10
30
-2.0
30
CS Pull-up Current
CS = 0 V
ICS
μA
μA
μA
SCLK Pull-down Current
SCLK = 5.0 V
ISCLK
RST Pull-down Current
RST = 5.0 V
IRST
5.0
2.0
25
10
50
30
PWM Pull-down Current
IPWM
VSOH
μA
SO High State Output Voltage
ISO-high = -1.6 mA
V
SOPWR -0.4
SOPWR - 0.2
–
SO Low State Output Voltage
ISO-low = 1.6 mA
VSOL
V
–
–
–
–
0.4
20
(14)
Input Capacitance on SCLK, SI, Tri-State SO, RST
CIN
pF
Notes
13. Upper and lower logic threshold voltage levels apply to SI, CS, SCLK, and PWM.
14. This parameter is guaranteed by design; however, it is not production tested.
33996
Analog Integrated Circuit Device Data
Freescale Semiconductor
6
ELECTRICAL CHARACTERISTICS
DYNAMIC ELECTRICAL CHARACTERISTICS
DYNAMIC ELECTRICAL CHARACTERISTICS
Table 4. DYNAMIC ELECTRICAL CHARACTERISTICS
Characteristics noted under conditions of 3.1 V ≤ SOPWR ≤ 5.5 V, 5.0 V ≤ VPWR ≤ 18 V, -40°C ≤ TA ≤ 125°C unless otherwise
noted. Where applicable, typical values reflect the parameter’s approximate average value with VPWR = 13 V, TA = 25°C.
Characteristic
POWER OUTPUT TIMING (VPWR)
Symbol
Min
Typ
Max
Unit
Output Slew Rate
SR
V/μs
RL = 60Ω (15)
1.0
2.0
10
Output Turn ON Delay Time (16)
tDLY(ON)
tDLY(OFF)
tDLY(SHORT)
tDLY(OPEN)
tFREQ
1.0
1.0
100
100
–
2.0
4.0
–
10
10
μs
μs
Output Turn OFF Delay Time (16)
Output ON Short Fault Disable Report Delay (17)
Output OFF Open Fault Delay Time (17)
Output PWM Frequency
450
450
2.0
μs
–
μs
–
kHz
DIGITAL INTERFACE TIMING (CS, SO, SI, SCLK) (23)
Required Low State Duration on VPWR for Reset
tRST
μs
VPWR ≤ 0.2V (18)
–
–
10
Falling Edge of CS to Rising Edge of SCLK
Required Setup Time
tLEAD
ns
ns
ns
ns
100
50
–
–
–
–
–
–
Falling Edge of SCLK to Rising Edge of CS
Required Setup Time
tLAG
SI to Falling Edge of SCLK
Required Setup Time
tSI(su)
16
Falling Edge of SCLK to SI
Required Hold Time
tSI(hold)
20
–
–
5.0
5.0
–
–
–
SI, CS, SCLK Signal Rise Time (19)
tR(SI)
tF(SI)
ns
ns
ns
ns
ns
SI, CS, SCLK Signal Fall Time (19)
–
–
Time from Falling Edge of CS to SO Low-impedance (20)
Time from Rising Edge of CS to SO High-impedance (21)
Time from Rising Edge of SCLK to SO Data Valid (22)
tSO(EN)
tSO(DIS)
tVALID
–
50
50
80
–
–
–
25
Notes
15. Output slew rate measured across a 60Ω resistive load.
16. Output turn ON and OFF delay time measured from 50% rising edge of CS to 80% and 20% of initial voltage.
17. Duration of fault before fault bit is set. Duration between access times must be greater than 450μs to read faults.
18. This parameter is guaranteed by design; however, it is not production tested.
19. Rise and Fall time of incoming SI, CS, and SCLK signals suggested for design consideration to prevent the occurrence of double pulsing.
20. Time required for valid output status data to be available on SO pin.
21. Time required for output states data to be terminated at SO pin.
22. Time required to obtain valid data out from SO following the rise of SCLK with 200pF load.
23. This parameter is guaranteed by design. Production test equipment used 4.16MHz, 5.5/3.1V SPI Interface.
33996
Analog Integrated Circuit Device Data
Freescale Semiconductor
7
CTRICAL CHARACTERISTICS
TIMING DIAGRAM
TIMING DIAGRAM
CS
0.2 VDD
t
t
LAG
LEAD
0.7 VDD
SCLK
SI
0.2 VDD
tSI(su)
tSI(hold)
0.7 VDD
0.2 VDD
MSB IN
tSO(dis
tSO(en)
t
VALID
)
0.7 VDD
0.2 VDD
SO
VTri-State
LSB OUT
MSB OUT
Figure 4. SPI Timing Characteristics
33996
Analog Integrated Circuit Device Data
Freescale Semiconductor
8
ELECTRICAL CHARACTERISTICS
ELECTRICAL PERFORMANCE CURVES
ELECTRICAL PERFORMANCE CURVES
14
12
10
8
1.4
V
@ 13V
PWR
V
@ 13V
PWR
1.2
1.0
0.8
0.6
0.4
6
4
2
-40 -25
0
25
50
75
100 125
-40 -25
0
25
50
75
100 125
TA, Ambient Temperature (°C)
TA, Ambient Temperature (°C)
Figure 5. IPWR vs. Temperature
Figure 7. RDS(ON) vs. Temperature
1.4
1.4
1.2
1.0
0.8
0.6
0.4
0.2
V
@ 13V
PWR
1.2
T
= 125°C
= 25°C
A
1.0
0.8
T
A
T
= -40°C
0.6
A
0.4
0.2
-40 -25
0
25
50
75
100 125
0
5
10
VPWR (V)
Figure 8. RDS(ON) vs. VPWR
15
20
25
T
Ambient Temperature (°C)
A,
Figure 6. Sleep State IPWR vs. Temperature
33996
Analog Integrated Circuit Device Data
Freescale Semiconductor
9
CTIONAL DESCRIPTION
FUNCTIONAL PIN DESCRIPTION
FUNCTIONAL DESCRIPTION
The 33996 is designed and developed for automotive and
industrial applications. It is a 16 output power switch having
24 bit serial control. The 33996 incorporates SMARTMOS
technology having CMOS logic, bipolar/MOS analog
circuitry, and independent DMOS power output transistors.
Many benefits are realized as a direct result of using this
mixed technology. A simplified internal block diagram of the
33996 is shown in Figure 2, page 2.
FUNCTIONAL PIN DESCRIPTION
status information is transferred from the Power Outputs
Status register into the device’s SO Shift register. The first
eight positive transitions of SCLK will provide Any Fault (bit
23), over-voltage fault (bit 22), followed by six logic [0]s (bits
21 to 16). The next 16 successive positive transitions of
SCLK provides fault status for output 15 to output 0. Refer to
the LOGIC OPERATION section (below) for more
information. The SI/SO shifting of data follows a first-in, first-
out protocol, with both input and output words transferring the
Most Significant Bit (MSB) first.
CHIP SELECT (CS)
The system MCU selects the 33996 to be communicated
with through the use of the Chip Select (CS) pin. When the CS
pin is in a logic low state, data can be transferred from the
MCU to the 33996 and vise versa. Clocked-in data from the
MCU is transferred from the 33996 Shift register and latched
into the power outputs on the rising edge of the CS signal. On
the falling edge of the CS signal, output fault status
information is transferred from the Power Outputs Status
register into the device’s SO Shift register. The SO pin output
driver is enabled when CS is low, allowing information to be
transferred from the 33996 to the MCU. To avoid any
spurious data, it is essential the high-to-low transition of the
CS signal occur only when SCLK is in a logic low state.
OUTPUT DRIVER POWER SUPPLY (SOPWR)
The SOPWR pin is used to supply power to the 33996 SO
output driver and Power-ON Reset (POR) circuit. To achieve
low standby current on VPWR supply, power must be
removed from the SOPWR pin. The 33996 will be in reset
with all drivers OFF when SOPWR is below 2.5V. The 33996
does not detect over-voltage on the SOPWR supply pin.
SYSTEM CLOCK (SCLK)
The System Clock (SCLK) pin clocks the Internal Shift
registers of the 33996. The Serial Input (SI) pin accepts data
into the Input Shift register on the falling edge of the SCLK
signal, while the Serial Output (SO) pin shifts data information
out of the Shift register on the rising edge of the SCLK signal.
False clocking of the Shift register must be avoided, ensuring
validity of data. It is essential that the SCLK pin be in a logic
low state whenever the CS pin makes any transition. For this
reason, it is recommended, though not necessary, that the
SCLK pin is commanded to a low logic state as long as the
device is not accessed (CS in logic high state). When the CS
is in a logic high state, any signal at the SCLK and SI pins is
ignored and the SO is tri-stated (high impedance).
OUTPUT/INPUT (OUT0–OUT15)
These pins are low side output switches controlling the
load.
RESET (RST)
The Reset (RST) pin is the active low reset input pin used
to turn OFF all outputs, thereby clearing all internal registers.
BATTERY INPUT (VPWR)
The VPWR pin is used as the input power source for the
33996. The voltage on VPWR is monitored for over-voltage
protection and shutdown. An over-voltage condition (> 50μs)
on the VPWR pin will cause the 33996 to shut down all
outputs until the over-voltage condition is removed. Upon
return to normal input voltage, the outputs will respond as
programmed by the over-voltage bit in the Global Shutdown/
Retry Control register. The over-voltage threshold on the
VPWR pin is specified as 27.5 to 35 V with 1.4V typical
hysteresis. Following an over-voltage shutdown of output
drivers, the over-voltage Fault and the Any Fault bits in the
SO bit stream will be logic [1].
SERIAL INPUT (SI)
The Serial Input (SI) pin is used to enter one of seven
serial instructions into the 33996. SI SPI bits are latched into
the Input Shift register on each falling edge of SCLK. The
Shift register is full after 24 bits of information are entered.
The 33996 operates on the command word on the rising edge
of CS. To preserve data integrity, exercise care not to
transition SI as SCLK transitions from high to low state (see
Figure 4, page 8).
SERIAL OUTPUT (SO)
The Serial Output (SO) pin transfers fault status data from
the 33996 to the MCU. The SO pin remains tri-state until the
CS pin transitions to a logic low state. All faults on the 33996
are reported to the MCU as logic [1]. Conversely, normal
operating outputs with nonfaulted loads are reported as
logic [0]. On the falling edge of the CS signal, output fault
PWM CONTROL (PWM)
The PWM Control pin is provided to support PWM of any
combination of outputs. The LOGIC OPERATION section
describes the logic for PWM control.
33996
Analog Integrated Circuit Device Data
Freescale Semiconductor
10
FUNCTIONAL DESCRIPTION
OPERATIONAL MODES
OPERATIONAL MODES
On each SPI communication, a 24 bit command word is
Command Register Definition:
0 = Output Command Off
1 = Output Command On
sent to the 33996 and 24 bit fault word is received from the
33996. The Most Significant Bit (MSB) is sent and received
first.
SO Definition:
0 = No fault
1 = Fault
Table 5. Fault Operation
Serial Output (SO) Pins Reports
Fault reported by Serial Output (SO) pin.
Over-temperature
Over-current
SO pin reports short to battery/supply or over-current condition.
Not reported.
Output “ON’ Open Load Fault
Output “OFF’” Open Load Fault
Device Shutdowns
Over-voltage
SO pin reports output “OFF’” open load condition.
Total device shutdown at VPWR = 27.5 V to 35 V. Resumes normal operation with proper voltage.
Upon recovery all outputs assume previous state or OFF based on the Overvoltage bit in the Global
Shutdown/Retry Control Register.
Over-temperature
Over-current
Only the output experiencing an over-temperature fault shuts down. Output may auto-retry or remain
off according to the control bits in the Global Shutdown/Retry Control Register.
Output will remain in current limit 0.9 A to 2.5 A until thermal limit is reached. When thermal limit is
reached, device will enter over-temperature shutdown. Output will operate as programmed in the
Global Shutdown/Retry Control Register. Fault flag in SO Response word will be set.
MCU INTERFACE DESCRIPTION
In operation the 33996 functions as a 16-output serial
switch serving as a microcontroller (MCU) bus expander and
buffer with fault management and fault reporting features. In
doing so, the device directly relieves the MCU of the fault
management functions.
Figure 9 shows the basic SPI configuration between an
MCU and one 33996.
MC68HCXX
Microcontroller
33996
The 33996 directly interfaces to an MCU and operates at
system clock serial frequencies up to 6.0MHz using a Serial
Peripheral Interface (SPI) for control and diagnostic readout.
MOSI
MISO
SI
Shift Register
24-Bit Shift Register
SO
SCLK
Receive
Buffer
To Logic
RST
CS
Parallel
Ports
PWM
Figure 9. 33996 SPI Interface with Microcontroller
All inputs are compatible with 3.3/5.0V CMOS logic levels
and incorporate positive logic. An input that is programmed to
a logic low state (< 0.8V) will have the corresponding output
OFF. Conversely, an input programmed to a logic high state
(> 2.2V) will have the output being controlled ON.
33996
Analog Integrated Circuit Device Data
Freescale Semiconductor
11
CTIONAL DESCRIPTION
OPERATIONAL MODES
Diagnostics is treated in a similar manner—outputs with a
fault will feedback (via SO) to the MCU a logic [1], while
normal operating outputs will provide a logic [0].
MC68HCXX
Microcontroller
33996
MOSI
The 33996 may be controlled and provide diagnostics
using a daisy chain configuration or in parallel mode.
Figure 10 shows the daisy chain configuration using the
33996. Data from the MCU is clocked daisy chain through
each device while the Chip Select bit (CS) is commanded low
by the MCU. During each clock cycle, output status from the
daisy-chained 33996s is being transferred back to the MCU
via the Master In Slave Out (MISO) line. On rising edge of CS,
data stored in the input register is transferred to the output
driver. Daisy chain control of the 33996 requires 24 bits per
device.
SI
Shift Register
MISO
SCLK
SO
SCLK
CS
PWM1
PWM2
Parallel
Ports
PWM
RST
SI
33996
Multiple 33996 devices can be controlled in a parallel input
fashion using the SPI. Figure 11, page 12, illustrates
potentially 32 loads being controlled by two dedicated
parallel MCU ports used for chip select.
SO
SCLK
CS
PWM
RST
Figure 10. 33996 SPI System Daisy Chain
MC68HCXX
Microcontroller
33996
MOSI
SI
Shift Register
MISO
SCLK
SO
SCLK
CS
PWM1
PWM2
PWM
Parallel
Ports
RST
33996
SI
SO
SCLK
CS
PWM
RST
Figure 11. Parallel Inputs SPI Control
33996
Analog Integrated Circuit Device Data
Freescale Semiconductor
12
LOGIC COMMANDS AND REGISTERS
INTRODUCTION
LOGIC COMMANDS AND REGISTERS
INTRODUCTION
The 33996 provides flexible control of 16 low-side driver
outputs. The device allows PWM and ON/OFF control
through the use of several 24 bit input command words. This
section describes the logic operation and command registers
of the 33996.
command and bits 15 through 0 determine how a specific
output will operate. The 33996 operates on the command
word on the rising edge of CS.
Note Upon Power-ON Reset all bits are defined as shown
in Table 6.
The 33996 message set consists of seven messages as
shown in Table 6. Bits 23 through18 determine the specific
Table 6. SPI Control Commands
MSB
Bits
LSB
0
23
0
22
0
21
0
20
0
19
0
18
0
17
X
16
X
15
0
14
0
13
0
12
0
11
0
10
0
9
0
8
0
7
0
6
0
5
0
4
0
3
0
2
0
1
0
Commands
ON/OFF Control
0=off, 1=on
0
0
Open Load Current Enable
0=disable, 1=enable
0
0
0
0
0
0
0
0
0
1
1
0
X
X
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Global Shutdown/Retry
Control
0=shutdown, 1=retry
Over-
voltage
0
Thermal
Bit 0
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
SFPD Control
1=therm only, 0=V
0
0
0
0
0
0
0
1
1
0
1
0
X
X
X
X
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
DS
PWM Enable
0=SPI only, 1=PWM
AND/OR Control
0=PWM pin AND with SPI
1=PWM pin OR with SPI
0
0
0
0
0
0
0
1
1
0
0
1
0
1
0
0
X
X
0
X
X
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Reset
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
over-
volt-
age
Any
OUT OUT OUT OUT OUT OUT OUT OUT OUT OUT OUT OUT OUT OUT OUT OUT
15 14 13 12 11 10
SO Response
0=No Fault, 1=Fault
Fault
9
8
7
6
5
4
3
2
1
0
outputs when returning from over-voltage. Setting the over-
voltage bit to logic [0] will force all outputs to remain off when
VPWR returns to normal level. Setting the over-voltage bit to
logic [1] will command outputs to resume their previous state
when VPWR returns to normal level. Bit 17 is the global
thermal bit. When bit 17 is set to logic [0], all outputs will shut
down when thermal limit is reached and remain off even after
cooled. With bit 17 set to logic [1], all outputs will shut down
when thermal limit is reached and will retry when cooled.
ON/OFF CONTROL REGISTER
To program the 16 outputs of the 33996 ON or OFF, a 24
bit serial stream of data is entered into the SI pin. The first
8 bits of the control word are used to identify the on/off
command and the remaining 16 bits are used to turn ON or
OFF the specific output driver.
OPEN LOAD CURRENT ENABLE CONTROL
REGISTER
The Open Load Current Enable Control register is
SHORT FAULT PROTECT DISABLE (SFPD)
CONTROL REGISTER
provided to enable or disable the 50μA open load detect pull-
down current. This feature allows the device to be used in
LED applications. Power-ON Reset (POR) or the RST pin or
the RESET command disables the 50μA pull-down current.
No open load fault will be reported with the pull-down current
disabled. For open load to be active, the user must program
the Open Load Current Enable Control register with logic [1].
All outputs contain current limit and thermal shutdown with
programmable retry. The SFPD control bits are used for fast
shutdown of the output when over-current condition is
detected but thermal shutdown has not been achieved.
The SFPD Control register allows the user to select
specific outputs for incandescent lamp loads and specific
outputs for inductive loads. By programming the specific
SFPD bit as logic [1], output will rely on over-temperature
shutdown only. Programming the specific SFPD bit as
logic [0] will shut down the output after 100 to 450μs during
turn on into short circuit. The decision for shutdown is based
GLOBAL SHUTDOWN/RETRY CONTROL
REGISTER
The Global Shutdown/Retry Control register allows the
user to select the global fault strategy for the outputs. The
over-voltage control bit (bit 16) sets the operation of the
33996
Analog Integrated Circuit Device Data
Freescale Semiconductor
13
C COMMANDS AND REGISTERS
INTRODUCTION
on output drain-to-source voltage (VDS) > 2.7V. This feature
is designed to provide protection to loads that experience
more than expected currents and require fast shutdown. The
33996 is designed to operate in both modes with full device
protection.
OR control to occur, the PWM Enable bit must be set to
logic [1].
On/Off Control Bit
PWM Enable Bit
On/Off Control Bit
To Gate
Control
PWM ENABLE REGISTER
PWM IN
The PWM Enable register determines the outputs that are
PWM controlled. The first 8 bits of the 24 bit SPI message
word are used to identify the PWM enable command, and the
remaining 16 bits are used to enable and disable the PWM of
the output drivers.
AND/OR Control Bit
On/Off control Bit
PWM IN
A logic [0] in the PWM Enable register will disable the
outputs as PWM. A logic [1] in the PWM Enable register will
set the specific output as a PWM. Power-ON Reset or the
RST pin or the RESET command will set the PWM Enable
register to logic [0].
Figure 12. PWM Control Logic Diagram
SERIAL OUTPUT (SO) RESPONSE REGISTER
Fault reporting is accomplished through the SPI interface.
All logic [1s] received by the MCU via the SO pin indicate
fault. All logic [0s] received by the MCU via the SO pin
indicate no fault. All fault bits are cleared on the positive edge
of CS. SO bits 15 to 0 represent the fault status of outputs 15
to 0. SO bits 21 to 16 will always return logic [0]. Bit 22
provides over-voltage condition status and bit 23 is set when
any fault is present in the IC. The timing between two write
words must be greater than 450μs to allow adequate time to
sense and report the proper fault status.
AND/OR CONTROL REGISTER
The AND/OR Control register describes the condition by
which the PWM pin controls the output driver. A logic [0] in
the AND/OR Control register will AND the PWM input pin with
the ON/OFF Control register bit. Likewise, a logic [1] in the
AND/OR Control register will OR the PWM input pin with the
ON/OFF Control register bit (see Figure 12). For the AND/
RESET COMMAND
The RESET command turns all outputs OFF and sets the
following registers to a POR state (refer to Table 6).
• ON/OFF Control Register
• SFPD Control Register
• PWM Enable Register
• AND/OR Control Register
The Open Load Current Enable and the Global Shutdown
Registers are not affected by the RESET command.
33996
Analog Integrated Circuit Device Data
Freescale Semiconductor
14
TYPICAL APPLICATIONS
INTRODUCTION
TYPICAL APPLICATIONS
Power Consumption
enabled, the 33996 will only shut down the pull-down current
in Sleep mode or when disabled via the SPI.
The 33996 has been designed with one Sleep mode and
one Operational mode. In Sleep mode (SOPWR ≤ 2.0V) the
current consumed by the VPWR pin is less than 10μA. To
place the 33996 in Sleep mode, turn all outputs OFF and
remove power from the SOPWR pin. During normal
operation, 500μA is drawn from the SOPWR supply and 8.0mA
from the VPWR supply.
During output switching, especially with capacitive loads,
a false Output OFF Open Load Fault may be triggered. To
prevent this false fault from being reported, an internal fault
filter of 100 to 450μs is incorporated. The duration for which
a false fault may be reported is a function of the load
impedance, RDS(ON), COUT of the MOSFET, as well as the
supply voltage, VPWR. The rising edge of CS triggers the built-
in fault delay timer. The timer must time out before the fault
comparator is enabled to detect a faulted threshold. Once the
condition causing the Open Load Fault is removed, the
device resumes normal operation. The Open Load Fault,
however, will be latched in the output SO Response register
for the MCU to read.
Paralleling of Outputs
Using MOSFETs as output switches allows the connection
of any combination of outputs together. The RDS(ON) of
MOSFETs has an inherent positive temperature coefficient,
providing balanced current sharing between outputs without
destructive operation. This mode of operation may be
desirable in the event the application requires lower power
dissipation or the added capability of switching higher
currents. Performance of parallel operation results in a
corresponding decrease in RDS(ON), while the Output Current
Limit increases correspondingly. Output OFF Open Load
Detect current may increase based on how the Output OFF
Open Load Detect is programmed. Paralleling outputs from
two or more different IC devices is possible but not
recommended.
Shorted Load Fault
A shorted load (over-current) fault can be caused by any
output being shorted directly to supply, or by an output
experiencing a current greater than the current limit.
Three safety circuits progressively in operation during load
short conditions afford system protection:
1. The device’s output current is monitored in an analog
fashion using a SENSEFET approach and is current
limited.
Care must be taken when paralleling outputs for inductive
loads. The Output Voltage Clamp of the output drivers may
not match. One MOSFET output must be capable of the
inductive energy from the load turn OFF.
2. With the output in current limit, the drain-to-source
voltage will increase. By setting the SFPD bit to 0, the
output will shut down on VDS > 2.7V typical after
450μs.
SPI Integrity Check
3. The device’s output thermal limit is sensed and when
attained causes only the specific faulted output to
shutdown. The device remains OFF until cooled. The
device then operates as programmed by the shutdown/
retry bit. The cycle continues until the fault is removed
or the command bit instructs the output OFF.
Checking the integrity of the SPI communication is
recommended upon initial power-up of the SOPWR pin. After
initial system start-up or reset, the MCU writes one 48-bit
pattern to the 33996.
The first 24 bits read by the MCU is the fault status of the
outputs, while the second 24 bits is the first bit pattern sent.
By the MCU receiving the same bit pattern it sent, bus
integrity is confirmed. Please note the second 24 bits the
MCU sends to the 33996 are the command bits and will
program registers or activate outputs on the rising edge of
CS.
All three protection schemes set the Fault Status bit (bit 23
in the SO Response register) to logic [1].
Under-voltage Shutdown
An under voltage SOPWR condition results in the global
shutdown of all outputs and reset of all control registers. The
under-voltage threshold is between 2.0 and 3.0V.
Output OFF Open Load Fault
An under-voltage condition at the VPWR pin results in an
output shutdown and reset. The under-voltage threshold is
between 3.2 and 3.5V. When VPWR is between 5.0 and 3.5V,
the output may operate per the command word and the status
is reported on SO pin, though this is not guaranteed.
An Output OFF Open Load Fault is the detection and
reporting of an open load when the corresponding output is
disabled (input bit programmed to a logic low state). The
Output OFF Open Load Fault is detected by comparing the
drain-to-source voltage of the specific MOSFET output to an
internally generated reference. Each output has one
dedicated comparator for this purpose.
Output Voltage Clamp
Each output of the 33996 incorporates an internal voltage
clamp to provide fast turn-OFF and transient protection of
each output. Each clamp independently limits the drain-to-
source voltage to 50V. The total energy clamped (EJ) can be
Each 33996 output has an internal 50μA pull-down current
source. The pull-down current is disabled on power-up and
must be enabled for Open Load Detect to function. Once
33996
Analog Integrated Circuit Device Data
Freescale Semiconductor
15
CAL APPLICATIONS
INTRODUCTION
calculated by multiplying the current area under the current
curve (IA) times the clamp voltage (VCL) (see Figure 13).
All outputs consist of a power MOSFET with an integral
substrate diode. During reverse battery condition, current will
flow through the load via the substrate diode. Under this
circumstance relays may energize and lamps will turn on. If
load reverse battery protection is desired, a diode must be
placed in series with the load.
Characterization of the output clamps, using a single pulse
non-repetitive method at 0.3A, indicates the maximum
energy to be 50mJ at 150°C junction temperature per output.
Drain-to-Source Clamp
Voltage (VCL = 50V)
Drain Voltage
Over-temperature Fault
Over-temperature detect circuits are specifically
incorporated for each individual output. The shutdown
following an over temperature condition depends on the
control bit set in the Global Shutdown/Retry Control register.
Each independent output shuts down at 155°C to 180°C.
When an output shuts down due to an Over-temperature
Fault, no other outputs are affected. The MCU recognizes the
fault by a logic [1] in the Fault Status bit (bit 23 in the SO
Response register). After the 33996 has cooled below the
switch point temperature and 10°C hysteresis, the output will
function as defined by the shutdown/retry bit 17 in the Global
Shutdown/Retry Control register.
Clamp Energy
Drain Current
(ID= 0.3A)
(EJ = IAVG x VCL
)
Drain-to-Source ON
Voltage (VDS(ON)
)
Current
Area (I )
A
GND
D
Time
Figure 13. Output Voltage Clamping
Reverse Battery Protection
The 33996 device requires external reverse battery
protection on the VPWR pin.
33996
Analog Integrated Circuit Device Data
Freescale Semiconductor
16
PACKAGING
PACKAGE DIMENSIONS
PACKAGING
PACKAGE DIMENSIONS
Important: For the most current package revision, visit www.freescale.com and search on keyword for 98A number listed
below.
EK SUFFIX (PB-FREE)
32-PIN SOICW EP
98ARL10543D
REVISION C
33996
Analog Integrated Circuit Device Data
Freescale Semiconductor
17
KAGING
PACKAGE DIMENSIONS (CONTINUED)
PACKAGE DIMENSIONS (CONTINUED)
EK SUFFIX (PB-FREE)
32-PIN SOICW EP
98ARL10543D
REVISION C
33996
Analog Integrated Circuit Device Data
Freescale Semiconductor
18
PACKAGING
PACKAGE DIMENSIONS (CONTINUED)
EK SUFFIX (PB-FREE)
32-PIN SOICW EP
98ARL10543D
REVISION C
33996
Analog Integrated Circuit Device Data
Freescale Semiconductor
19
TIONAL DOCUMENTATION
THERMAL ADDENDUM (REV 2.0)
ADDITIONAL DOCUMENTATION
33996EK
THERMAL ADDENDUM (REV 2.0)
Introduction
This thermal addendum is provided as a supplement to the MC33996 technical
datasheet. The addendum provides thermal performance information that may be
critical in the design and development of system applications. All electrical,
application, and packaging information is provided in the datasheet.
32-PIN
SOICW-EP
Packaging and Thermal Considerations
The MC33996 is offered in a 32 pin SOICW exposed pad, single die package.
There is a single heat source (P), a single junction temperature (TJ), and thermal
resistance (RθJA).
TJ
.
=
RθJA
P
EK (PB-FREE) SUFFIX
98ARL10543D
32-PIN SOICW-EP
The stated values are solely for a thermal performance comparison of one
package to another in a standardized environment. This methodology is not meant
to and will not predict the performance of a package in an application-specific
environment. Stated values were obtained by measurement and simulation
according to the standards listed below.
Note For package dimensions, refer to
the 33996 data sheet.
Standards
Table 7. Thermal Performance Comparisons
Thermal Resistance
[°C/W]
29
*All Measurements
are in Millimeters
(1), (2)
RθJA
1.0
(2), (3)
RθJB
1.0
9.0
0.2
(1), (4)
RθJA
69
0.2
(5)
RθJC
2.0
Notes:
1. Per JEDEC JESD51-2 at natural convection, still air
condition.
2. 2s2p thermal test board per JEDEC JESD51-5 and
JESD51-7.
32 Pin SOICW-EP
0.65 Pitch
11.0 mm x 7.5mm Body
4.6 mm x 5.7 mm Exposed Pad
3. Per JEDEC JESD51-8, with the board temperature on the
center trace near the center lead.
4. Single layer thermal test board per JEDEC JESD51-3 and
JESD51-5.
5. Thermal resistance between the die junction and the
exposed pad surface; cold plate attached to the package
bottom side, remaining surfaces insulated.
Figure 14. Surface Mount for SOICW Exposed Pad
33996
Analog Integrated Circuit Device Data
Freescale Semiconductor
20
ADDITIONAL DOCUMENTATION
THERMAL ADDENDUM (REV 2.0)
A
1
2
3
4
5
6
7
8
OUT0
OUT1
SOPWR
OUT2
OUT3
VPWR
GND
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
OUT15
OUT14
PWM
OUT13
OUT12
RST
GND
GND
GND
9
GND
GND
10
11
12
13
14
15
16
GND
GND
SCLK
OUT4
OUT5
CS
SO
OUT11
OUT10
SI
OUT6
OUT9
OUT8
OUT7
33996 Pin Connections
32-Pin SOICW EP
0.65 mm Pitch
11.0mm x 7.5mm Body
4.6 x 5.7mm exposed pad
Figure 15. Thermal Test Board
Table 8. Thermal Resistance Performance
Device on Thermal Test Board
A [mm2]
RθJA [°C/W]
Material:
Single layer printed circuit board
FR4, 1.6mm thickness
0
70
49
47
Cu traces, 0.07 mm thickness
300
Outline:
Area A:
80 mm x 100mm board area,
including edge connector for
thermal testing
600
RθJA is the thermal resistance between die junction and
ambient air.
Cu heat-spreading areas on board
surface
Ambient Conditions: Natural convection, still air
33996
Analog Integrated Circuit Device Data
Freescale Semiconductor
21
TIONAL DOCUMENTATION
THERMAL ADDENDUM (REV 2.0)
80
70
60
50
40
30
20
10
0
R
[°C/W]
JA
x
θ
0
300
Heat Spreading Area A [mm²]
600
Figure 16. Device on Thermal Test Board RθJA
100
10
1
R
x
θJA [°C/W]
0.1
1.00E-03 1.00E-02 1.00E-01 1.00E+00 1.00E+01 1.00E+02 1.00E+03 1.00E+04
Time[s]
Figure 17. Transient Thermal Resistance RθJA,
1 W Step response, Device on Thermal Test Board Area A = 600 (mm2)
33996
Analog Integrated Circuit Device Data
Freescale Semiconductor
22
REVISION HISTORY
REVISION HISTORY
REVISION
DATE
DESCRIPTION OF CHANGES
•
•
Implemented Revision History page
12/2005
3
Changed Static Electrical Table, I
Min characteristics, from “-10” to “-”.
PWR(SS)
9/2006
4/2007
•
•
Added Thermal Addendum
4
5
Minor labeling corrections to 33996 Simplified Internal Block Diagram on page 2 - changed pins
SCLK to CS and CSB to SCLK.
•
Removed Peak Package Reflow Temperature During Reflow (solder reflow) parameter from
MAXIMUM RATINGS on page 4. Added note with instructions from www.freescale.com.
Added the EK package type to the included thermal addendum.
•
•
6/2007
8/2008
8/2008
Added MCZ33996EK/R2.
6
7
•
•
Updated package drawing
Added Exposed Pad pin to Pin Definitions (Table 1) on page 3.
8.0
33996
Analog Integrated Circuit Device Data
Freescale Semiconductor
23
How to Reach Us:
RoHS-compliant and/or Pb-free versions of Freescale products have the functionality
and electrical characteristics of their non-RoHS-compliant and/or non-Pb-free
counterparts. For further information, see http://www.freescale.com or contact your
Freescale sales representative.
Home Page:
www.freescale.com
Web Support:
http://www.freescale.com/support
For information on Freescale’s Environmental Products program, go to http://
www.freescale.com/epp.
USA/Europe or Locations Not Listed:
Freescale Semiconductor, Inc.
Technical Information Center, EL516
2100 East Elliot Road
Tempe, Arizona 85284
+1-800-521-6274 or +1-480-768-2130
www.freescale.com/support
Europe, Middle East, and Africa:
Freescale Halbleiter Deutschland GmbH
Technical Information Center
Schatzbogen 7
81829 Muenchen, Germany
+44 1296 380 456 (English)
+46 8 52200080 (English)
+49 89 92103 559 (German)
+33 1 69 35 48 48 (French)
www.freescale.com/support
Information in this document is provided solely to enable system and software
implementers to use Freescale Semiconductor products. There are no express or
implied copyright licenses granted hereunder to design or fabricate any integrated
circuits or integrated circuits based on the information in this document.
Freescale Semiconductor reserves the right to make changes without further notice to
any products herein. Freescale Semiconductor makes no warranty, representation or
guarantee regarding the suitability of its products for any particular purpose, nor does
Freescale Semiconductor assume any liability arising out of the application or use of any
product or circuit, and specifically disclaims any and all liability, including without
limitation consequential or incidental damages. “Typical” parameters that may be
provided in Freescale Semiconductor data sheets and/or specifications can and do vary
in different applications and actual performance may vary over time. All operating
parameters, including “Typicals”, must be validated for each customer application by
customer’s technical experts. Freescale Semiconductor does not convey any license
under its patent rights nor the rights of others. Freescale Semiconductor products are
not designed, intended, or authorized for use as components in systems intended for
surgical implant into the body, or other applications intended to support or sustain life,
or for any other application in which the failure of the Freescale Semiconductor product
could create a situation where personal injury or death may occur. Should Buyer
purchase or use Freescale Semiconductor products for any such unintended or
unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and
its officers, employees, subsidiaries, affiliates, and distributors harmless against all
claims, costs, damages, and expenses, and reasonable attorney fees arising out of,
directly or indirectly, any claim of personal injury or death associated with such
unintended or unauthorized use, even if such claim alleges that Freescale
Japan:
Freescale Semiconductor Japan Ltd.
Headquarters
ARCO Tower 15F
1-8-1, Shimo-Meguro, Meguro-ku,
Tokyo 153-0064
Japan
0120 191014 or +81 3 5437 9125
support.japan@freescale.com
Asia/Pacific:
Freescale Semiconductor China Ltd.
Exchange Building 23F
No. 118 Jianguo Road
Chaoyang District
Beijing 100022
China
+86 10 5879 8000
support.asia@freescale.com
For Literature Requests Only:
Freescale Semiconductor Literature Distribution Center
P.O. Box 5405
Semiconductor was negligent regarding the design or manufacture of the part.
Denver, Colorado 80217
Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc.
All other product or service names are the property of their respective owners.
1-800-441-2447 or 303-675-2140
Fax: 303-675-2150
LDCForFreescaleSemiconductor@hibbertgroup.com
© Freescale Semiconductor, Inc., 2007-2008. All rights reserved.
MC33996
Rev. 8.0
8/2008
相关型号：
©2020 ICPDF网 联系我们和版权申明