MC100ES7011HDR2 [NXP]
100E SERIES, LOW SKEW CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8, PLASTIC, SOIC-8;
| 型号： | MC100ES7011HDR2 |
| 厂家： | 
NXP |
| 描述： | 100E SERIES, LOW SKEW CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8, PLASTIC, SOIC-8 驱动 光电二极管 输出元件 逻辑集成电路 |
| 文件： | 总4页 (文件大小：84K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
Freescale Semiconductor, Inc.
TECHNICAL DATA
Order number: MC100ES7011H
Rev 0, 05/2004
Product Preview
MC100ES7011H
Low Voltage 1:2 Differential
HSTL/LVDS-to-LVDS Clock Fanout
Buffer
1:2 DIFFERENTIAL HSTL/LVDS TO LVDS
CLOCK FANOUT DRIVER
The MC100ES7011H is a low voltage 1:2 Differential HSTL/LVDS to LVDS
clock fanout buffer. Designed for the most demanding clock distribution
systems, the MC100ES7011H supports various applications that require the
distribution of precisely aligned differential clock signals. Using SiGe
technology and a fully differential architecture, the device offers very low skew
outputs and superior digital signal characteristics. Target applications for this
clock driver are in high performance clock distribution in computing, networking
and telecommunication systems.
D SUFFIX
8-LEAD SOIC PACKAGE
CASE 751-06
Features
•
•
•
•
•
•
•
•
•
1:2 differential clock fanout buffer
50 ps maximum device skew
SiGe Technology
Supports DC to 1000 MHz operation
LVDS compatible differential clock outputs
HSTL/LVDS compatible differential clock inputs
3.3V power supply
ORDERING INFORMATION
Device
Package
SO-8
Supports industrial temperature range
Standard 8 lead SOIC package
MC100ES7011HD
MC100ES7011HDR2
SO-8
PIN DESCRIPTION
Pin
D, D
Function
1
8
7
VCC
Q0
Q0
Q1
Q1
HSTL/LVDS Data Inputs
LVDS Data Outputs
Positive Supply
Qn, Qn
VCC
2
D
D
VEE
Negative Supply
6
5
3
4
VEE
Figure 1. 8-Lead Pinout (Top View) and Logic Diagram
This document contains certain information on a new product.
Specifications and information herein are subject to change without notice.
742
FREESCALE SEMICONDUCTOR ADVANCED CLOCK DRIVERS DEVICE DATA
MC100ES7011H
Table 1. General Specifications
Characteristics
Value
TBD
TBD
TBD
Internal Input Pulldown Resistor
Internal Input Pullup Resistor
ESD Protection
Human Body Model
Machine Model
0 LFPM, 8 SOIC
TBD
θ
JA Thermal Resistance (Junction to Ambient)
500 LFPM, 8 SOIC
Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test
Table 2. Absolute Maximum Ratings1
Symbol
Parameter
Power Supply Voltage
Conditions
Rating
Unit
VSUPPLY
Difference between VCC & VEE
3.9
V
VIN
Input Voltage
VCC – VEE ≤ 3.6V
VCC + 0.3
V
V
V
EE – 0.3
IOUT
Output Current
Continuous
Surge
50
100
mA
mA
TA
Operating Temperature Range
Storage Temperature Range
–40 to +85
°C
°C
TSTG
–65 to +150
1. Absolute maximum continuous ratings are those maximum values beyond which damage to the device may occur. Exposure to these conditions
or conditions beyond those indicated may adversely affect device reliability. Functional operation at absolute-maximum-rated conditions is not
implied.
Table 3. DC Characteristics (VCC = 3.3V±5%; TJ = 0°C to 110°C)1
Symbol
Characteristic
Min
Typ
Max
Unit
Condition
HSTL/LVDS differential input signals (D, D)
VDIF
Differential input voltage2
0.2
0.25
V
V
VX, IN
Differential cross point voltage3
0.68 – 0.9
V
CC – 1.3
VIH
VIL
IIN
Input high voltage
Input low voltage
Input current
VX + 0.1
V
VX – 0.1
±150
V
mA
VIN = VX ± 0.1V
LVDS clock outputs (Q[0:4], Q[0:4])
VPP
VOS
Output differential voltage (peak-to-peak)
Output offset voltage
250
mV
mV
LVDS
LVDS
1125
1275
TBD
Supply Current
ICC
VCC pin (core)
Maximum Quiescent Supply Current without
output termination current
TBD
mA
1. DC characteristics are design targets and pending characterization.
2. VDIF (DC) is the minimum differential HSTL/LVDS input voltage swing required for device functionality.
3. VX (DC) is the crosspoint of the differential HSTL/LVDS input signal. Functional operation is obtained when the crosspoint is within the VX (DC)
range and the input swing lies within the VPP (DC) specification.
FREESCALE SEMICONDUCTOR ADVANCED CLOCK DRIVERS DEVICE DATA
743
MC100ES7011H
Table 4. AC Characteristics (VCC = 3.3V±5%; TJ = 0°C to 110°C)1 2
Symbol
Characteristic
Min
Typ
Max
Unit
Condition
HSTL/LVDS differential input signals (D, D)
VDIF
Differential input voltage (peak-to-peak)3
0.4
V
V
VX, IN
Differential cross point voltage4
Input Frequency
0.68
1.275
fCLK
tPD
1000
TBD
TBD
MHz
ps
Differential
Propagation Delay D to Q[0:1}
Differential
LVDS clock outputs (Q[0:1], Q[0:1])
tSK(O)
tSK(PP)
tJIT(CC)
DCO
Output-to-output skew
50
ps
ps
Differential
Differential
Output-to-output skew (part-to-part)
Output cycle-to-cycle jitter
Output duty cycle
TBD
TBD
TBD
TBD
0.05
50
%
DCfref = 50%
20% to 80%
tr / tf
Output Rise/Fall Times
TBD
ns
1. AC characteristics are design targets and pending characterization.
2. AC characteristics apply for parallel output termination of 50Ω to VTT.
3. VDIF (AC) is the minimum differential HSTL/LVDS input voltage swing required to maintain AC characteristics including tpd and device-to-device
skew.
4. VX (AC) is the crosspoint of the differential HSTL/LVDS input signal. Functional operation is obtained when the crosspoint is within the VX (AC)
range and the input swing lies within the VDIF (AC) specification. Violation of VX (AC) or VDIF (AC) impacts the device propagation delay, device
and part-to-part skew.
744
FREESCALE SEMICONDUCTOR ADVANCED CLOCK DRIVERS DEVICE DATA
MC100ES7011H
ZO = 50Ω
ZO = 50Ω
Differential Pulse
Generator
Z = 50Ω
DUT
MC100ES7011H
RT = 50Ω
TT=GND
RT = 50Ω
V
VTT=GND
Figure 2. MC100ES7011H AC Test Reference
D
V
DIF=0.6V
VX=0.75V
D
Q[0–1]
Q[0–1]
tPD (D to Q[0–1])
Figure 3. MC100ES7011H AC Reference
Measurement Waveform (HSTL Input)
D
VDIF=0.6V
VX=1.2V
D
Q[0–1]
Q[0–1]
tPD (D to Q[0–1])
Figure 4. MC100ES7011H AC Reference
Measurement Waveform (LVDS Input)
FREESCALE SEMICONDUCTOR ADVANCED CLOCK DRIVERS DEVICE DATA
745
相关型号：
MC100ES7011PD
100E SERIES, LOW SKEW CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8, PLASTIC, SOIC-8
NXP
MC100ES7011PDR2
100E SERIES, LOW SKEW CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8, PLASTIC, SOIC-8
NXP
MC100ES7011PDR2
Low Skew Clock Driver, 100E Series, 2 True Output(s), 0 Inverted Output(s), ECL, PDSO8, SOIC-8
IDT
MC100ES8011PD
Low Skew Clock Driver, 100E Series, 2 True Output(s), 0 Inverted Output(s), ECL, PDSO8, SOIC-8
IDT
MC100ES8011PDR2
Low Skew Clock Driver, 100E Series, 2 True Output(s), 0 Inverted Output(s), ECL, PDSO8, SOIC-8
IDT
MC100ES8111ACR2
Low Skew Clock Driver, 100E Series, 10 True Output(s), 0 Inverted Output(s), ECL, PQFP32, 7 X 7 MM, 1.40 MM HEIGHT, 0.80 MM PITCH, LEAD FREE, MS-026BBA, LQFP-32
IDT
MC100ES8111ACR2
100E SERIES, LOW SKEW CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32, 7 X 7 MM, 1.40 MM HEIGHT, 0.80 MM PITCH, LEAD FREE, MS-026BBA, LQFP-32
NXP
MC100ES8111FA
Low Skew Clock Driver, 100E Series, 10 True Output(s), 0 Inverted Output(s), ECL, PQFP32, 7 X 7 MM, 1.40 MM HEIGHT, 0.80 MM PITCH, MS-026BBA, LQFP-32
IDT
©2020 ICPDF网 联系我们和版权申明