PCA85176T/Q900/1,1_技术文档

PCA85176

40 x 4 automotive LCD driver for low multiplex rates

Rev. 6 — 7 April 2015

Product data sheet

1. General description

The PCA85176 is a peripheral device which interfaces to almost any Liquid Crystal

Display (LCD)¹with low multiplex rates. It generates the drive signals for any static or

multiplexed LCD containing up to four backplanes and up to 40 segments. It can be easily

cascaded for larger LCD applications. The PCA85176 is compatible with most

microcontrollers and communicates via the two-line bidirectional I²C-bus. Communication

overheads are minimized by a display RAM with auto-incremented addressing, by

hardware subaddressing, and by display memory switching (static and duplex drive

modes).

For a selection of NXP LCD segment drivers, see Table 24 on page 51.

2. Features and benefits

 AEC-Q100 compliant for automotive applications

 Single chip LCD controller and driver

 Selectable backplane drive configuration: static, 2, 3, or 4 backplane multiplexing

 Selectable display bias configuration: static, ¹⁄₂, or ¹⁄₃

 Internal LCD bias generation with voltage-follower buffers

 40 segment drives:

 Up to 20 7-segment numeric characters

 Up to 10 14-segment alphanumeric characters

 Any graphics of up to 160 segments/elements

 40  4-bit RAM for display data storage

 Auto-incremented display data loading across device subaddress boundaries

 Display memory bank switching in static and duplex drive modes

 Versatile blinking modes

 Independent supplies possible for LCD and logic voltages

 Wide power supply range: from 1.8 V to 5.5 V

 Wide logic LCD supply range:

 From 2.5 V for low-threshold LCDs

 Up to 8.0 V for guest-host LCDs and high-threshold twisted nematic LCDs

 Low power consumption

 Extended temperature range up to 95 C

 400 kHz I²C-bus interface

 May be cascaded for large LCD applications (up to 2560 segments/elements possible)

 No external components required

1. The definition of the abbreviations and acronyms used in this data sheet can be found in Section 22.

PCA85176

NXP Semiconductors

40 x 4 automotive LCD driver for low multiplex rates

 Manufactured in silicon gate CMOS process

3. Ordering information

Table 1.

Ordering information

Type number

Package

Name

Description

Version

PCA85176H

PCA85176T

TQFP64

plastic thin quad flat package, 64 leads; SOT357-1

body 10  10  1.0 mm

TSSOP56

plastic thin shrink small outline package, SOT364-1

56 leads; body width 6.1 mm

3.1 Ordering options

Table 2.

Ordering options

Type number

Orderable part number

Sales item (12NC)

Delivery form

IC

revision

PCA85176H/Q900/1

PCA85176T/Q900/1

PCA85176H/Q900/1,5

PCA85176T/Q900/1,1

935290065518

935290076118

tape and reel, 13 inch, dry pack

tape and reel, 13 inch

1

4. Marking

Table 3.

Marking codes

Type number

Marking code

PCA85176H

PCA85176T

PCA85176H/Q900/1

PCA85176T/Q900/1

PCA85176

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 6 — 7 April 2015

2 of 60

PCA85176

NXP Semiconductors

40 x 4 automotive LCD driver for low multiplex rates

5. Block diagram

%3ꢁ %3ꢄ %3ꢅ %3ꢆ

6ꢁꢂWRꢂ6ꢆꢇ

ꢀꢁ

9

/&'

%$&.3/$1(

2873876

',63/$<ꢂ6(*0(17

2873876

/&'

92/7$*(

6(/(&725

',63/$<

5(*,67(5

',63/$<

&21752//(5

287387ꢂ%$1.ꢂ6(/(&7

$1'ꢂ%/,1.ꢂ&21752/

/&'ꢂ%,$6

*(1(5$725

9

66

&/.

&/2&.ꢂ6(/(&7

$1'ꢂ7,0,1*

%/,1.(5

7,0(%$6(

3&$ꢀꢁꢂꢃꢄ

',63/$<ꢂ5$0

6<1&

32:(5ꢃ21

5(6(7

&200$1'

'(&2'(5

:5,7(ꢂ'$7$

&21752/

'$7$ꢂ32,17(5ꢂ$1'

$872ꢂ,1&5(0(17

26&

26&,//$725

9

''

6&/

6'$

ꢄ

,1387

),/7(56

, &ꢃ%86

68%$''5(66

&2817(5

&21752//(5

6$ꢁ

$ꢁ

$ꢅ

$ꢄ

ꢀꢁꢂDDDꢀꢃꢄ

Fig 1. Block diagram of PCA85176

PCA85176

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 6 — 7 April 2015

3 of 60

PCA85176

NXP Semiconductors

40 x 4 automotive LCD driver for low multiplex rates

6. Pinning information

6.1 Pinning

ꢅ

ꢄ

ꢀꢌ

ꢀꢉ

ꢀꢋ

ꢀꢊ

ꢀꢀ

ꢀꢆ

ꢀꢄ

ꢀꢅ

ꢀꢁ

ꢆꢇ

ꢆꢌ

ꢆꢉ

ꢆꢋ

ꢆꢊ

ꢆꢀ

ꢆꢆ

QꢈFꢈ

6ꢆꢀ

QꢈFꢈ

6ꢅꢉ

6ꢅꢋ

6ꢅꢊ

6ꢅꢀ

6ꢅꢆ

6ꢅꢄ

6ꢅꢅ

6ꢅꢁ

6ꢇ

ꢆ

6ꢆꢊ

ꢀ

6ꢆꢋ

ꢊ

6ꢆꢉ

ꢋ

6ꢆꢌ

ꢉ

6ꢆꢇ

ꢌ

QꢈFꢈ

3&$ꢀꢁꢂꢃꢄ+

ꢇ

QꢈFꢈ

ꢅꢁ

ꢅꢅ

ꢅꢄ

ꢅꢆ

ꢅꢀ

ꢅꢊ

ꢅꢋ

6'$

6&/

6<1&

&/.

6ꢌ

6ꢉ

6ꢋ

9

6ꢊ

''

26&

$ꢁ

6ꢀ

QꢈFꢈ

ꢀꢁꢂDDDꢀꢃꢅ

Top view. For mechanical details, see Figure 29.

Fig 2. Pinning diagram for TQFP64 (PCA85176H)

PCA85176

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 6 — 7 April 2015

4 of 60

PCA85176

NXP Semiconductors

40 x 4 automotive LCD driver for low multiplex rates

ꢅ

ꢊꢋ

ꢊꢊ

ꢊꢀ

ꢊꢆ

ꢊꢄ

ꢊꢅ

ꢊꢁ

ꢀꢇ

ꢀꢌ

ꢀꢉ

ꢀꢋ

ꢀꢊ

ꢀꢀ

ꢀꢆ

ꢀꢄ

ꢀꢅ

ꢀꢁ

ꢆꢇ

ꢆꢌ

ꢆꢉ

ꢆꢋ

ꢆꢊ

ꢆꢀ

ꢆꢆ

ꢆꢄ

ꢆꢅ

ꢆꢁ

ꢄꢇ

%3ꢄ

%3ꢅ

%3ꢆ

6ꢁ

%3ꢁ

ꢄ

9

/&'

66

ꢆ

ꢀ

6$ꢁ

$ꢄ

ꢊ

6ꢅ

ꢋ

6ꢄ

$ꢅ

ꢉ

6ꢆ

$ꢁ

ꢌ

6ꢀ

26&

ꢇ

6ꢊ

9

''

ꢅꢁ

ꢅꢅ

ꢅꢄ

ꢅꢆ

ꢅꢀ

ꢅꢊ

ꢅꢋ

ꢅꢉ

ꢅꢌ

ꢅꢇ

ꢄꢁ

ꢄꢅ

ꢄꢄ

ꢄꢆ

ꢄꢀ

ꢄꢊ

ꢄꢋ

ꢄꢉ

ꢄꢌ

6ꢋ

&/.

6<1&

6&/

6'$

6ꢆꢇ

6ꢆꢌ

6ꢆꢉ

6ꢆꢋ

6ꢆꢊ

6ꢆꢀ

6ꢆꢆ

6ꢆꢄ

6ꢆꢅ

6ꢆꢁ

6ꢄꢇ

6ꢄꢌ

6ꢄꢉ

6ꢄꢋ

6ꢄꢊ

6ꢉ

6ꢌ

6ꢇ

6ꢅꢁ

6ꢅꢅ

6ꢅꢄ

6ꢅꢆ

6ꢅꢀ

6ꢅꢊ

6ꢅꢋ

6ꢅꢉ

6ꢅꢌ

6ꢅꢇ

6ꢄꢁ

6ꢄꢅ

6ꢄꢄ

6ꢄꢆ

6ꢄꢀ

3&$ꢀꢁꢂꢃꢄ7

ꢀꢁꢂDDDꢀꢆꢀ

Top view. For mechanical details, see Figure 30.

Fig 3. Pinning diagram for TSSOP56 (PCA85176T)

PCA85176

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 6 — 7 April 2015

5 of 60

PCA85176

NXP Semiconductors

40 x 4 automotive LCD driver for low multiplex rates

6.2 Pin description

Table 4.

Pin description

Input or input/output pins must always be at a defined level (V_SSor V_DD) unless otherwise specified.

Symbol

Description

TQFP64

TSSOP56

Type

(PCA85176H)

(PCA85176T)

SDA

SCL

CLK

V_DD

10

11

13

14

12

44

45

47

48

46

input/output I²C-bus serial data line

input

I²C-bus serial clock

input/output clock line

supply

supply voltage

SYNC

input/output cascade synchronization

input or output; if not used

it must be left open

OSC

A0 to A2

SA0

15

49

input

internal oscillator enable

16 to 18

19

50 to 52

53

input

subaddress inputs

input

I²C-bus address input

ground supply voltage

LCD supply voltage

V_SS

20

54

supply

output

V_LCD

21

55

BP0, BP2, 25 to 28

BP1, BP3

56, 1, 2, 3

LCD backplane outputs

S0 to S39 29 to 32, 34 to 47,

49 to 64, 2 to 7

4 to 43

-

output

-

LCD segment outputs

n.c.

1, 8, 9, 22 to 24,

33, 48

not connected; do not

connect and do not use as

feed through

PCA85176

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 6 — 7 April 2015

6 of 60

PCA85176

NXP Semiconductors

40 x 4 automotive LCD driver for low multiplex rates

7. Functional description

The PCA85176 is a versatile peripheral device designed to interface between any

microcontroller to a wide variety of LCD segment or dot matrix displays. It can directly

drive any static or multiplexed LCD containing up to four backplanes and up to

40 segments.

7.1 Commands of PCA85176

The commands available to the PCA85176 are defined in Table 5.

Table 5.

Definition of PCA85176 commands

Bit position labeled as - is not used.

Command

Bit

Operation Code

Reference

7

6

1

0

1

5

4

3

2

1

0

mode-set

C

0

-

E

B

M[1:0]

Table 7

Table 8

Table 9

Table 10

Table 11

load-data-pointer

device-select

bank-select

blink-select

P[5:0]

1

0

1

0

1

0

A[2:0]

0

I

O

AB

BF[1:0]

All available commands carry a continuation bit C in their most significant bit position as

shown in Figure 22. When this bit is set logic 1, it indicates that the next byte of the

transfer to arrive will also represent a command. If this bit is set logic 0, it indicates that

the command byte is the last in the transfer. Further bytes will be regarded as display data

(see Table 6).

Table 6.

C bit description

Bit

Symbol Value

Description

continue bit

7

C

0

last control byte in the transfer; next byte will be regarded

as display data

1

control bytes continue; next byte will be a command too

PCA85176

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 6 — 7 April 2015

7 of 60

PCA85176

NXP Semiconductors

40 x 4 automotive LCD driver for low multiplex rates

7.1.1 Command: mode-set

The mode-set command allows configuring the multiplex mode, the bias levels and

enabling or disabling the display.

Table 7.

Mode-set command bit description

Bit

Symbol Value

Description

7

C

-

0, 1

10

-

see Table 6

6 to 5

fixed value

4

3

-

unused

E

display status^[1]

disabled (blank)^[3]

enabled

0^[2]

1

2

B

LCD bias configuration^[4]

¹⁄₃bias

¹⁄₂bias

0^[2]

1

1 to 0

M[1:0]

LCD drive mode selection

static; BP0

01

10

1:2 multiplex; BP0, BP1

1:3 multiplex; BP0, BP1, BP2

1:4 multiplex; BP0, BP1, BP2, BP3

11

00^[2]

[1] The possibility to disable the display allows implementation of blinking under external control.

[2] Default value.

[3] The display is disabled by setting all backplane and segment outputs to V_LCD

.

[4] Not applicable for static drive mode.

7.1.2 Command: load-data-pointer

The load-data-pointer command defines the display RAM address where the following

display data will be sent to.

Table 8.

Load-data-pointer command bit description

See Section 7.6.1.

Bit

7

Symbol Value

Description

see Table 6

fixed value

C

0, 1

0

6

-

5 to 0

P[5:0]

000000^[1]to 6 bit binary value, 0 to 39; transferred to the data pointer to

100111 define one of forty display RAM addresses

[1] Default value.

PCA85176

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 6 — 7 April 2015

8 of 60

PCA85176

NXP Semiconductors

40 x 4 automotive LCD driver for low multiplex rates

7.1.3 Command: device-select

The device-select command allows defining the subaddress counter value.

Table 9.

Device-select command bit description

See Section 7.6.2.

Bit

Symbol Value

Description

see Table 6

fixed value

7

C

0, 1

6 to 3

2 to 0

-

1100

A[2:0]

000^[1]to 111 3 bit binary value, 0 to 7; transferred to the subaddress

counter to define one of eight hardware subaddresses

[1] Default value.

7.1.4 Command: bank-select

The bank-select command controls where data is written to RAM and where it is displayed

from.

Table 10. Bank-select command bit description

See Section 7.6.5.

Bit

Symbol Value

Description

Static

1:2 multiplex^[1]

7

C

-

0, 1

see Table 6

fixed value

6 to 2

1

11110

I

input bank selection; storage of arriving display data

0^[2]

1

RAM row 0

RAM row 2

RAM rows 0 and 1

RAM rows 2 and 3

0

O

output bank selection; retrieval of LCD display data

0^[2]

1

RAM row 0

RAM row 2

RAM rows 0 and 1

RAM rows 2 and 3

[1] The bank-select command has no effect in 1:3 and 1:4 multiplex drive modes.

[2] Default value.

PCA85176

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 6 — 7 April 2015

9 of 60

PCA85176

NXP Semiconductors

40 x 4 automotive LCD driver for low multiplex rates

7.1.5 Command: blink-select

The blink-select command allows configuring the blink mode and the blink frequency.

Table 11. Blink-select command bit description

See Section 7.1.5.1.

Bit

7

Symbol Value

Description

C

0, 1

see Table 6

6 to 3

2

-

1110

fixed value

AB

blink mode selection

0^[1]

1

normal blinking^[2]

alternate RAM bank blinking^[3]

1 to 0

BF[1:0]

blink frequency selection

00^[1]

01

off

1

10

2

11

3

[1] Default value.

[2] Normal blinking is assumed when the LCD multiplex drive modes 1:3 or 1:4 are selected.

[3] Alternate RAM bank blinking does not apply in 1:3 and 1:4 multiplex drive modes.

7.1.5.1 Blinking

The display blinking capabilities of the PCA85176 are very versatile. The whole display

can blink at frequencies selected by the blink-select command (see Table 11). The blink

frequencies are derived from the clock frequency. The ratio between the clock and blink

frequencies depends on the blink mode selected (see Table 12).

An additional feature is for an arbitrary selection of LCD segments/elements to blink. This

applies to the static and 1:2 multiplex drive modes and can be implemented without any

communication overheads. By means of the output bank selector, the displayed RAM

banks are exchanged with alternate RAM banks at the blink frequency. This mode can

also be specified by the blink-select command.

In the 1:3 and 1:4 multiplex modes, where no alternative RAM bank is available, groups of

LCD segments/elements can blink by selectively changing the display RAM data at fixed

time intervals.

The entire display can blink at a frequency other than the nominal blink frequency. This

can be effectively performed by resetting and setting the display enable bit E at the

required rate using the mode-set command (see Table 7).

PCA85176

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 6 — 7 April 2015

10 of 60

PCA85176

NXP Semiconductors

40 x 4 automotive LCD driver for low multiplex rates

Table 12. Blink frequencies

Blink mode

Blink frequency^[1]

off

1

-

f_clk

f_blink

=

---------

768

2

3

f_clk

------------

1536

f_clk

------------

3072

[1] The blink frequency is proportional to the clock frequency (f_clk). For the range of the clock frequency see

Table 20.

7.2 Power-On Reset (POR)

At power-on the PCA85176 resets to the following starting conditions:

• All backplane and segment outputs are set to V_LCD

• The selected drive mode is: 1:4 multiplex with ¹⁄₃bias

• Blinking is switched off

• Input and output bank selectors are reset

• The I²C-bus interface is initialized

• The data pointer and the subaddress counter are cleared (set to logic 0)

• The display is disabled (bit E = 0, see Table 7)

Remark: Do not transfer data on the I²C-bus for at least 1 ms after a power-on to allow

the reset action to complete.

PCA85176

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 6 — 7 April 2015

11 of 60

PCA85176

NXP Semiconductors

40 x 4 automotive LCD driver for low multiplex rates

7.3 Possible display configurations

The possible display configurations of the PCA85176 depend on the number of active

backplane outputs required. A selection of display configurations is shown in Table 13. All

of these configurations can be implemented in the typical system shown in Figure 5.

GRWꢂPDWUL[

ꢉꢃVHJPHQWꢂZLWKꢂGRW

ꢅꢀꢃVHJPHQWꢂZLWKꢂGRWꢂDQGꢂDFFHQW

ꢀꢁꢂDDDꢂꢁꢇ

Fig 4. Example of displays suitable for PCA85176

Table 13. Selection of possible display configurations

Number of

Backplanes

Icons

Digits/Characters

7-segment^[1]

Dot matrix:

segments/

elements

14-segment^[2]

4

3

2

1

160

120

80

20

15

10

5

10

7

160 (4  40)

120 (3  40)

80 (2  40)

40 (1  40)

5

40

2

[1] 7 segment display has 8 segments/elements including the decimal point.

[2] 14 segment display has 16 segments/elements including decimal point and accent dot.

PCA85176

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 6 — 7 April 2015

12 of 60

PCA85176

NXP Semiconductors

40 x 4 automotive LCD driver for low multiplex rates

9

''

W

U

5ꢂꢂ

ꢄ&

%

9

''

/&'

ꢀꢁꢂVHJPHQWꢂGULYHV

ꢀꢂEDFNSODQHV

6'$

6&/

26&

+267ꢂ

0,&52ꢃꢂ

352&(6625ꢍꢂ

0,&52ꢃꢂ

&21752//(5

/&'ꢂ3$1(/

3&$ꢀꢁꢂꢃꢄ

ꢎXSꢂWRꢂꢅꢋꢁꢂ

HOHPHQWVꢏ

$ꢁ $ꢅ $ꢄ 6$ꢁ

9

66

ꢀꢁꢂDDDꢀꢆꢁ

9

66

The resistance of the power lines must be kept to a minimum.

Fig 5. Typical system configuration

The host microcontroller maintains the 2-line I²C-bus communication channel with the

PCA85176. The internal oscillator is enabled by connecting pin OSC to pin V_SS. The

appropriate biasing voltages for the multiplexed LCD waveforms are generated internally.

The only other connections required to complete the system are the power supplies (V_DD

,

V

_SS, and V_LCD) and the LCD panel chosen for the application.

7.3.1 LCD bias generator

Fractional LCD biasing voltages are obtained from an internal voltage divider of three

impedances connected between V_LCDand V_SS. The center impedance is bypassed by

switch if the ¹⁄₂bias voltage level for the 1:2 multiplex drive mode configuration is

selected.

7.3.2 Display register

The display register holds the display data while the corresponding multiplex signals are

generated.

7.3.3 LCD voltage selector

The LCD voltage selector coordinates the multiplexing of the LCD in accordance with the

selected LCD drive configuration. The operation of the voltage selector is controlled by the

mode-set command from the command decoder. The biasing configurations that apply to

the preferred modes of operation, together with the biasing characteristics as functions of

V

_LCDand the resulting discrimination ratios (D) are given in Table 14.

Discrimination is a term which is defined as the ratio of the on and off RMS voltage across

a segment. It can be thought of as a measurement of contrast.

Table 14. Biasing characteristics

LCD drive

mode

Number of:

LCD bias

configuration

V_offRMSV_onRMS

------------------------ ----------------------- D = ------------------------

V_LCDV_LCDV_offRMS

V_onRMS

Backplanes Levels

static

1

2

3

4

2

3

4

static

0

1



1

⁄

1:2 multiplex

1:3 multiplex

1:4 multiplex

0.354

0.333

0.791

0.745

0.638

0.577

2.236

1.915

1.732

2

1

⁄

3

1

⁄

3

1

⁄

3

PCA85176

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 6 — 7 April 2015

13 of 60

PCA85176

NXP Semiconductors

40 x 4 automotive LCD driver for low multiplex rates

A practical value for V_LCDis determined by equating V_off(RMS)with a defined LCD

threshold voltage (V_th(off)), typically when the LCD exhibits approximately 10 % contrast. In

the static drive mode a suitable choice is V_LCD> 3V_th(off)

.

Multiplex drive modes of 1:3 and 1:4 with ¹⁄₂bias are possible but the discrimination and

hence the contrast ratios are smaller.

1

Bias is calculated by ------------ , where the values for a are

1 + a

a = 1 for ¹⁄₂bias

a = 2 for ¹⁄₃bias

The RMS on-state voltage (V_on(RMS)) for the LCD is calculated with Equation 1:

a²+ 2a + n

n  1 + a²

V_onRMS

=

-----------------------------

(1)

V

LCD

where the values for n are

n = 1 for static drive mode

n = 2 for 1:2 multiplex drive mode

n = 3 for 1:3 multiplex drive mode

n = 4 for 1:4 multiplex drive mode

The RMS off-state voltage (V_off(RMS)) for the LCD is calculated with Equation 2:

a²– 2a + n

n  1 + a²

V_offRMS

=

-----------------------------

(2)

(3)

V

LCD

Discrimination is the ratio of V_on(RMS)to V_off(RMS)and is determined from Equation 3:

a²+ 2a + n

V_onRMS

D =

=

---------------------------

----------------------

a²– 2a + n

V_offRMS

Using Equation 3, the discrimination for an LCD drive mode of 1:3 multiplex with

¹⁄₂bias is 3 = 1.732 and the discrimination for an LCD drive mode of 1:4 multiplex with

21

¹⁄₂bias is ---------- = 1.528 .

3

The advantage of these LCD drive modes is a reduction of the LCD full scale voltage V_LCD

as follows:

• 1:3 multiplex (¹⁄₂bias): V_LCD

• 1:4 multiplex (¹⁄₂bias): V_LCD

=

6  V_offRMS= 2.449V_offRMS

4  3

---------------------

= 2.309V_offRMS

3

These compare with V_LCD= 3V_offRMSwhen ¹⁄₃bias is used.

It should be noted that V_LCDis sometimes referred as the LCD operating voltage.

PCA85176

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 6 — 7 April 2015

14 of 60

PCA85176

NXP Semiconductors

40 x 4 automotive LCD driver for low multiplex rates

7.3.3.1 Electro-optical performance

Suitable values for V_on(RMS)and V_off(RMS)are dependent on the LCD liquid used. The

RMS voltage, at which a pixel will be switched on or off, determine the transmissibility of

the pixel.

For any given liquid, there are two threshold values defined. One point is at 10 % relative

transmission (at V_th(off)) and the other at 90 % relative transmission (at V_th(on)), see

Figure 6. For a good contrast performance, the following rules should be followed:

V

_onRMS V_thon

_offRMS V_thoff

(4)

(5)

V

_on(RMS)and V_off(RMS)are properties of the display driver and are affected by the selection

of a, n (see Equation 1 to Equation 3) and the V_LCDvoltage.

V_th(off)and V_th(on)are properties of the LCD liquid and can be provided by the module

manufacturer. V_th(off)is sometimes just named V_th. V_th(on)is sometimes named saturation

voltage V_sat

.

It is important to match the module properties to those of the driver in order to achieve

optimum performance.

ꢅꢁꢁꢂꢐ

ꢇꢁꢂꢐ

ꢅꢁꢂꢐ

9

ꢂ>9@

506

9

WKꢎRQꢏ

WKꢎRIIꢏ

2))

6(*0(17

*5(<

6(*0(17

21

6(*0(17

ꢀꢁꢂDDDꢃꢅꢃ

Fig 6. Electro-optical characteristic: relative transmission curve of the liquid

PCA85176

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 6 — 7 April 2015

15 of 60

PCA85176

NXP Semiconductors

40 x 4 automotive LCD driver for low multiplex rates

7.3.4 LCD drive mode waveforms

7.3.4.1 Static drive mode

The static LCD drive mode is used when a single backplane is provided in the LCD. The

backplane (BPn) and segment (Sn) drive waveforms for this mode are shown in Figure 7.

7

IU

/&'ꢂVHJPHQWV

9

/&'

%3ꢁ

6Q

9

66

VWDWHꢂꢅꢂ

ꢎRQꢏ

VWDWHꢂꢄꢂ

ꢎRIIꢏ

9

/&'

9

66

9

/&'

6Qꢑꢅ

9

66

ꢎDꢏꢂ:DYHIRUPVꢂDWꢂGULYHUꢈ

9

/&'

ꢁꢂ9

VWDWHꢂꢅ

ꢃ 9

9

/&'

VWDWHꢂꢄ

ꢁꢂ9

ꢃ 9

/&'

ꢎEꢏꢂ5HVXOWDQWꢂZDYHIRUPVꢂ

DWꢂ/&'ꢂVHJPHQWꢈ

ꢀꢁꢂDDDꢇꢀꢈ

V_state1(t) = V_Sn(t)  V_BP0(t).

V_on(RMS)= V_LCD

_state2(t) = V_{(Sn + 1)}(t)  V_BP0(t).

V_off(RMS)= 0 V.

.

V

Fig 7. Static drive mode waveforms

PCA85176

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 6 — 7 April 2015

16 of 60

PCA85176

NXP Semiconductors

40 x 4 automotive LCD driver for low multiplex rates

7.3.4.2 1:2 Multiplex drive mode

When two backplanes are provided in the LCD, the 1:2 multiplex mode applies. The

PCA85176 allows the use of ¹⁄₂bias or ¹⁄₃bias in this mode as shown in Figure 8 and

Figure 9.

7

IU

9

/&'

/&'ꢂVHJPHQWV

9

ꢍꢄ

%3ꢁ

%3ꢅ

6Q

/&'

66

VWDWHꢂꢅ

9

/&'

VWDWHꢂꢄ

9

ꢍꢄ

/&'

66

9

/&'

9

66

/&'

6Qꢑꢅ

9

66

ꢎDꢏꢂ:DYHIRUPVꢂDWꢂGULYHUꢈ

9

/&'

ꢍꢄ

ꢁꢂ9

ꢃ 9

VWDWHꢂꢅ

ꢍꢄ

/&'

ꢃ 9

/&'

9

/&'

ꢍꢄ

/&'

ꢁꢂ9

VWDWHꢂꢄ

ꢃ 9

ꢍꢄ

/&'

ꢃ 9

ꢎEꢏꢂ5HVXOWDQWꢂZDYHIRUPVꢂ

DWꢂ/&'ꢂVHJPHQWꢈ

ꢀꢁꢂDDDꢇꢀꢄ

V_state1(t) = V_Sn(t)  V_BP0(t).

V_on(RMS)= 0.791V_LCD

.

V_state2(t) = V_Sn(t)  V_BP1(t).

V_off(RMS)= 0.354V_LCD

.

Fig 8. Waveforms for the 1:2 multiplex drive mode with ¹⁄₂bias

PCA85176

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 6 — 7 April 2015

17 of 60

PCA85176

NXP Semiconductors

40 x 4 automotive LCD driver for low multiplex rates

7

IU

9

ꢄ9

/&'

/&'ꢂVHJPHQWV

ꢍꢆ

/&'

%3ꢁ

%3ꢅ

6Q

9

ꢍꢆ

/&'

66

VWDWHꢂꢅ

9

ꢄ9

9

/&'

VWDWHꢂꢄ

ꢍꢆ

/&'

ꢍꢆ

/&'

66

9

ꢄ9

9

/&'

ꢍꢆ

/&'

ꢍꢆ

/&'

66

9

/&'

ꢄ9

ꢍꢆ

/&'

6Qꢑꢅ

9

/&'

66

ꢎDꢏꢂ:DYHIRUPVꢂDWꢂGULYHUꢈ

9

/&'

ꢄ9

ꢍꢆ

/&'

9

ꢍꢆ

/&'

VWDWHꢂꢅ

VWDWHꢂꢄ

ꢁꢂ9

ꢃ 9

ꢍꢆ

/&'

ꢃ ꢄ9

/&'

ꢃ 9

/&'

9

/&'

ꢄ9

ꢍꢆ

/&'

9

/&'

ꢁꢂ9

ꢃ 9

ꢍꢆ

/&'

ꢃ ꢄ9

ꢍꢆ

/&'

ꢃ 9

/&'

ꢎEꢏꢂ5HVXOWDQWꢂZDYHIRUPVꢂ

DWꢂ/&'ꢂVHJPHQWꢈ

ꢀꢁꢂDDDꢇꢀꢅ

V_state1(t) = V_Sn(t)  V_BP0(t).

V_on(RMS)= 0.745V_LCD

.

V_state2(t) = V_Sn(t)  V_BP1(t).

V_off(RMS)= 0.333V_LCD

.

Fig 9. Waveforms for the 1:2 multiplex drive mode with ¹⁄₃bias

PCA85176

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 6 — 7 April 2015

18 of 60

PCA85176

NXP Semiconductors

40 x 4 automotive LCD driver for low multiplex rates

7.3.4.3 1:3 Multiplex drive mode

When three backplanes are provided in the LCD, the 1:3 multiplex drive mode applies, as

shown in Figure 10.

7

IU

9

ꢄ9

/&'

/&'ꢂVHJPHQWV

ꢍꢆ

/&'

%3ꢁ

%3ꢅ

%3ꢄ

6Q

9

ꢍꢆ

/&'

66

VWDWHꢂꢅ

VWDWHꢂꢄ

9

ꢄ9

9

/&'

ꢍꢆ

/&'

ꢍꢆ

/&'

66

9

ꢄ9

9

/&'

ꢍꢆ

/&'

ꢍꢆ

/&'

66

9

ꢄ9

9

/&'

ꢍꢆ

/&'

ꢍꢆ

/&'

66

9

/&'

ꢄ9

ꢍꢆ

/&'

6Qꢑꢅ

9

/&'

66

9

/&'

ꢄ9

ꢍꢆ

/&'

6Qꢑꢄ

9

/&'

66

ꢎDꢏꢂ:DYHIRUPVꢂDWꢂGULYHUꢈ

9

/&'

ꢄ9

ꢍꢆ

/&'

9

ꢍꢆ

/&'

VWDWHꢂꢅ

ꢁꢂ9

ꢃ 9

ꢍꢆ

/&'

ꢃ ꢄ9

/&'

ꢍꢆ

/&'

ꢃ 9

9

/&'

ꢄ9

ꢍꢆ

/&'

9

ꢍꢆ

/&'

VWDWHꢂꢄ

ꢁꢂ9

ꢃ 9

ꢍꢆ

/&'

ꢃ ꢄ9

ꢍꢆ

/&'

ꢃ 9

/&'

ꢎEꢏꢂ5HVXOWDQWꢂZDYHIRUPVꢂ

DWꢂ/&'ꢂVHJPHQWꢈ

ꢀꢁꢂDDDꢇꢁꢀ

V_state1(t) = V_Sn(t)  V_BP0(t).

V_on(RMS)= 0.638V_LCD

.

V_state2(t) = V_Sn(t)  V_BP1(t).

V_off(RMS)= 0.333V_LCD

.

Fig 10. Waveforms for the 1:3 multiplex drive mode with ¹⁄₃bias

PCA85176

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 6 — 7 April 2015

19 of 60

PCA85176

NXP Semiconductors

40 x 4 automotive LCD driver for low multiplex rates

7.3.4.4 1:4 Multiplex drive mode

When four backplanes are provided in the LCD, the 1:4 multiplex drive mode applies as

shown in Figure 11.

7

IU

9

ꢄ9

/&'ꢂVHJPHQWV

/&'

ꢍꢆ

%3ꢁ

%3ꢅ

%3ꢄ

9

ꢍꢆ

/&'

66

VWDWHꢂꢅ

VWDWHꢂꢄ

9

ꢄ9

9

/&'

ꢍꢆ

/&'

ꢍꢆ

/&'

66

9

ꢄ9

9

/&'

ꢍꢆ

/&'

ꢍꢆ

/&'

66

9

/&'

ꢄ9

ꢍꢆ

/&'

%3ꢆ

6Q

9

/&'

66

9

/&'

ꢄ9

ꢍꢆ

/&'

9

ꢍꢆ

/&'

66

9

/&'

ꢄ9

ꢍꢆ

/&'

6Qꢑꢅ

9

/&'

66

9

/&'

ꢄ9

ꢍꢆ

/&'

6Qꢑꢄ

6Qꢑꢆ

9

/&'

66

9

/&'

ꢄ9

ꢍꢆ

/&'

9

ꢍꢆ

/&'

66

ꢎDꢏꢂ:DYHIRUPVꢂDWꢂGULYHUꢈ

9

/&'

ꢄ9

/&'

ꢍꢆ

/&'

ꢍꢆ

9

VWDWHꢂꢅ

VWDWHꢂꢄ

ꢁꢂ9

/&'

ꢃ9

ꢍꢆ

ꢃꢄ9

/&'

ꢃ9

/&'

9

/&'

ꢄ9

ꢍꢆ

/&'

9

/&'

ꢁꢂ9

ꢃ9

ꢍꢆ

/&'

ꢃꢄ9

/&'

ꢍꢆ

/&'

ꢃ9

ꢎEꢏꢂ5HVXOWDQWꢂZDYHIRUPV

DWꢂ/&'ꢂVHJPHQWꢈ

ꢀꢁꢂDDDꢇꢁꢁ

V_state1(t) = V_Sn(t)  V_BP0(t).

_on(RMS)= 0.577V_LCD

V_state2(t) = V_Sn(t)  V_BP1(t).

V_off(RMS)= 0.333V_LCD

V

.

Fig 11. Waveforms for the 1:4 multiplex drive mode with ¹⁄₃bias

PCA85176

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 6 — 7 April 2015

20 of 60

PCA85176

NXP Semiconductors

40 x 4 automotive LCD driver for low multiplex rates

7.4 Oscillator

7.4.1 Internal clock

The internal logic of the PCA85176 and its LCD drive signals are timed either by its

internal oscillator or by an external clock. The internal oscillator is enabled by connecting

pin OSC to pin V_SS. If the internal oscillator is used, the output from pin CLK can be used

as the clock signal for several PCA85176 in the system that are connected in cascade.

7.4.2 External clock

Pin CLK is enabled as an external clock input by connecting pin OSC to V_DD. The LCD

frame frequency is determined by the clock frequency (f_clk).

Remark: A clock signal must always be supplied to the device; removing the clock may

freeze the LCD in a DC state, which is not suitable for the liquid crystal.

7.4.3 Timing

The PCA85176 timing controls the internal data flow of the device. This includes the

transfer of display data from the display RAM to the display segment outputs. In cascaded

applications, the correct timing relationship between each PCA85176 in the system is

maintained by the synchronization signal at pin SYNC. The timing also generates the LCD

frame frequency signal. The frame frequency signal is a fixed division of the clock

f_clk

frequency from either the internal or an external clock: f_fr

=

-------

24

7.5 Backplane and segment outputs

7.5.1 Backplane outputs

The LCD drive section includes four backplane outputs BP0 to BP3 which must be

connected directly to the LCD. The backplane output signals are generated in accordance

with the selected LCD drive mode. If less than four backplane outputs are required, the

unused outputs can be left open-circuit.

• In 1:3 multiplex drive mode, BP3 carries the same signal as BP1, therefore these two

adjacent outputs can be tied together to give enhanced drive capabilities

• In 1:2 multiplex drive mode, BP0 and BP2, respectively, BP1 and BP3 all carry the

same signals and may also be paired to increase the drive capabilities

• In static drive mode the same signal is carried by all four backplane outputs and they

can be connected in parallel for very high drive requirements

7.5.2 Segment outputs

The LCD drive section includes 40 segment outputs S0 to S39 which should be

connected directly to the LCD. The segment output signals are generated in accordance

with the multiplexed backplane signals and with data residing in the display register. When

less than 40 segment outputs are required, the unused segment outputs should be left

open-circuit.

PCA85176

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 6 — 7 April 2015

21 of 60

PCA85176

NXP Semiconductors

40 x 4 automotive LCD driver for low multiplex rates

7.6 Display RAM

The display RAM is a static 40  4-bit RAM which stores LCD data.

There is a one-to-one correspondence between

• the bits in the RAM bitmap and the LCD segments/elements

• the RAM columns and the segment outputs

• the RAM rows and the backplane outputs.

A logic 1 in the RAM bitmap indicates the on-state of the corresponding LCD element;

similarly, a logic 0 indicates the off-state.

The display RAM bitmap, Figure 12, shows the rows 0 to 3 which correspond with the

backplane outputs BP0 to BP3, and the columns 0 to 39 which correspond with the

segment outputs S0 to S39. In multiplexed LCD applications the segment data of the first,

second, third, and fourth row of the display RAM are time-multiplexed with BP0, BP1,

BP2, and BP3 respectively.

GLVSOD\ꢂ5$0ꢂDGGUHVVHVꢂꢎFROXPQVꢏꢍVHJPHQWꢂRXWSXWVꢂꢎ6ꢏ

ꢁ

ꢅ

ꢄ

ꢆ

ꢀ

ꢆꢊ ꢆꢋ ꢆꢉ ꢆꢌ ꢆꢇ

ꢁ

ꢅ

ꢄ

ꢆ

GLVSOD\ꢂ5$0ꢂELWVꢂ

ꢎURZVꢏꢍꢂ

EDFNSODQHꢂRXWSXWVꢂ

ꢎ%3ꢏ

PEHꢆꢇꢆ

The display RAM bitmap shows the direct relationship between the display RAM column and the

segment outputs; and between the bits in a RAM row and the backplane outputs.

Fig 12. Display RAM bitmap

When display data is transmitted to the PCA85176, the display bytes received are stored

in the display RAM in accordance with the selected LCD drive mode. The data is stored as

it arrives and depending on the current multiplex drive mode the bits are stored singularly,

in pairs, triples, or quadruples. To illustrate the filling order, an example of a 7-segment

display showing all drive modes is given in Figure 13; the RAM filling organization

depicted applies equally to other LCD types.

• In static drive mode the eight transmitted data bits are placed into row 0 as one byte

• In 1:2 multiplex drive mode the eight transmitted data bits are placed in pairs into

row 0 and 1 as four successive 2-bit RAM words

• In 1:3 multiplex drive mode the eight bits are placed in triples into row 0, 1, and 2 as

three successive 3-bit RAM words, with bit 3 of the third address left unchanged. It is

not recommended to use this bit in a display because of the difficult addressing. This

last bit may, if necessary, be controlled by an additional transfer to this address, but

care should be taken to avoid overwriting adjacent data because always full bytes are

transmitted (see Section 7.6.3)

• In 1:4 multiplex drive mode, the eight transmitted data bits are placed in quadruples

into row 0, 1, 2, and 3 as two successive 4-bit RAM words

PCA85176

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 6 — 7 April 2015

22 of 60

PCA85176

NXP Semiconductors

40 x 4 automotive LCD driver for low multiplex rates

7.6.1 Data pointer

The addressing mechanism for the display RAM is realized using the data pointer. This

allows the loading of an individual display data byte, or a series of display data bytes, into

any location of the display RAM. The sequence commences with the initialization of the

data pointer by the load-data-pointer command (see Table 8). Following this command, an

arriving data byte is stored at the display RAM address indicated by the data pointer. The

filling order is shown in Figure 13.

After each byte is stored, the content of the data pointer is automatically incremented by a

value dependent on the selected LCD drive mode:

• In static drive mode by eight

• In 1:2 multiplex drive mode by four

• In 1:3 multiplex drive mode by three

• In 1:4 multiplex drive mode by two

If an I²C-bus data access terminates early then the state of the data pointer is unknown.

Consequently, the data pointer must be rewritten prior to further RAM accesses.

7.6.2 Subaddress counter

The storage of display data is determined by the contents of the subaddress counter.

Storage is allowed only when the content of the subaddress counter match with the

hardware subaddress applied to A0, A1, and A2. The subaddress counter value is defined

by the device-select command (see Table 9). If the content of the subaddress counter and

the hardware subaddress do not match then data storage is inhibited but the data pointer

is incremented as if data storage had taken place. The subaddress counter is also

incremented when the data pointer overflows.

The storage arrangements described lead to extremely efficient data loading in cascaded

applications. When a series of display bytes are sent to the display RAM, automatic

wrap-over to the next PCA85176 occurs when the last RAM address is exceeded.

Subaddressing across device boundaries is successful even if the change to the next

device in the cascade occurs within a transmitted character.

The hardware subaddress must not be changed while the device is being accessed on the

I²C-bus interface.

PCA85176

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 6 — 7 April 2015

24 of 60

PCA85176

NXP Semiconductors

40 x 4 automotive LCD driver for low multiplex rates

7.6.3 RAM writing in 1:3 multiplex drive mode

In 1:3 multiplex drive mode, the RAM is written as shown in Table 15 (see Figure 13 as

well).

Table 15. Standard RAM filling in 1:3 multiplex drive mode

Assumption: BP2/S2, BP2/S5, BP2/S8 etc. are not connected to any segments/elements on the

display.

Display RAM

bits (rows)/

backplane

Display RAM addresses (columns)/segment outputs (Sn)

0

1

2

3

4

5

6

7

8

9

:

outputs (BPn)

0

1

2

3

a7

a6

a5

-

a4

a3

a2

-

a1

a0

-

b7

b6

b5

-

b4

b3

b2

-

b1

b0

-

c7

c6

c5

-

c4

c3

c2

-

c1

c0

-

d7

d6

d5

-

:

-

If the bit at position BP2/S2 would be written by a second byte transmitted, then the

mapping of the segment bits would change as illustrated in Table 16.

Table 16. Entire RAM filling by rewriting in 1:3 multiplex drive mode

Assumption: BP2/S2, BP2/S5, BP2/S8 etc. are connected to segments/elements on the display.

Display RAM

bits (rows)/

backplane

Display RAM addresses (columns)/segment outputs (Sn)

0

1

2

3

4

5

6

7

8

9

:

outputs (BPn)

0

1

2

3

a7

a6

a5

-

a4

a3

a2

-

a1/b7 b4

a0/b6 b3

b1/c7 c4

b0/c6 c3

c1/d7 d4

c0/d6 d3

d1/e7 e4

d0/e6 e3

:

b5

-

b2

-

c5

-

c2

-

d5

-

d2

-

e5

-

e2

-

In the case described in Table 16 the RAM has to be written entirely and BP2/S2, BP2/S5,

BP2/S8 etc. have to be connected to segments/elements on the display. This can be

achieved by a combination of writing and rewriting the RAM like follows:

• In the first write to the RAM, bits a7 to a0 are written

• The data-pointer (see Section 7.6.1 on page 24) has to be set to the address of bit a1

• In the second write, bits b7 to b0 are written, overwriting bits a1 and a0 with bits b7

and b6

• The data-pointer has to be set to the address of bit b1

• In the third write, bits c7 to c0 are written, overwriting bits b1 and b0 with bits c7 and

c6

Depending on the method of writing to the RAM (standard or entire filling by rewriting),

some segments/elements remain unused or can be used, but it has to be considered in

the module layout process as well as in the driver software design.

PCA85176

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 6 — 7 April 2015

25 of 60

PCA85176

NXP Semiconductors

40 x 4 automotive LCD driver for low multiplex rates

7.6.4 Writing over the RAM address boundary

In all multiplex drive modes, depending on the setting of the data pointer, it is possible to

fill the RAM over the RAM address boundary. If the PCA85176 is part of a cascade the

additional bits fall into the next device that also generates the acknowledge signal. If the

PCA85176 is a single device or the last device in a cascade the additional bits will be

discarded and no acknowledge signal will be generated.

7.6.5 Bank selection

7.6.5.1 Output bank selector

The output bank selector (see Table 10 on page 9) selects one of the four rows per display

RAM address for transfer to the display register. The actual row selected depends on the

particular LCD drive mode in operation and on the instant in the multiplex sequence.

• In 1:4 multiplex mode, all RAM addresses of row 0 are selected, followed by the

contents of row 1, row 2, and then row 3

• In 1:3 multiplex mode, rows 0, 1, and 2 are selected sequentially

• In 1:2 multiplex mode, rows 0 and 1 are selected

• In static mode, row 0 is selected

7.6.5.2 Input bank selector

The input bank selector loads display data into the display RAM in accordance with the

selected LCD drive configuration. Display data can be loaded by using the bank-select

command (see Table 10). The input bank selector functions independently to the output

bank selector.

7.6.5.3 RAM bank switching

The PCA85176 includes a RAM bank switching feature in the static and 1:2 multiplex

drive modes. A bank can be thought of as one RAM row or a collection of RAM rows (see

Figure 14). The RAM bank switching gives the provision for preparing display information

in an alternative bank and to be able to switch to it once it is complete.

PCA85176

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 6 — 7 April 2015

26 of 60

PCA85176

NXP Semiconductors

40 x 4 automotive LCD driver for low multiplex rates

GLVSOD\ꢂ5$0ꢂDGGUHVVHVꢂꢎFROXPQVꢏꢍVHJPHQWꢂRXWSXWVꢂꢎ6ꢏ

6WDWLFꢂGULYHꢂPRGH

ꢁ

ꢅ

ꢄ

ꢆ

ꢀ

ꢆꢊ ꢆꢋ ꢆꢉ ꢆꢌ ꢆꢇ

EDQNꢂꢁ

EDQNꢂꢅ

ꢁ

ꢅ

ꢄ

ꢆ

0XOWLSOH[ꢂGULYHꢂPRGHꢂꢅꢒꢄ

ꢁ

ꢅ

ꢄ

ꢆ

ꢀ

ꢆꢊ ꢆꢋ ꢆꢉ ꢆꢌ ꢆꢇ

ꢁ

ꢅ

ꢄ

ꢆ

EDQNꢂꢁ

EDQNꢂꢅ

DDDꢊꢀꢀꢃꢈꢄꢈ

Fig 14. RAM banks in static and multiplex driving mode 1:2

There are two banks; bank 0 and bank 1. Figure 14 shows the location of these banks

relative to the RAM map. Input and output banks can be set independently from one

another with the Bank-select command (see Table 10 on page 9). Figure 15 shows the

concept.

LQSXWꢂEDQNꢂVHOHFWLRQ

FRQWUROVꢂWKHꢂLQSXW

GDWDꢂSDWKꢂꢂ

RXWSXWꢂEDQNꢂVHOHFWLRQ

FRQWUROVꢂWKHꢂRXWSXW

GDWDꢂSDWKꢂꢂ

%$1.ꢂꢁ

5$0

0,&52&21752//(5

',63/$<

%$1.ꢂꢅ

DDDꢊꢀꢀꢃꢉꢆꢉ

Fig 15. Bank selection

In the static drive mode, the bank-select command may request the contents of row 2 to

be selected for display instead of the contents of row 0. In the 1:2 multiplex mode, the

contents of rows 2 and 3 may be selected instead of rows 0 and 1. This gives the

provision for preparing display information in an alternative bank and to be able to switch

to it once it is assembled.

In Figure 16 an example is shown for 1:2 multiplex drive mode where the displayed data is

read from the first two rows of the memory (bank 0), while the transmitted data is stored in

the second two rows of the memory (bank 1).

PCA85176

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 6 — 7 April 2015

27 of 60

PCA85176

NXP Semiconductors

40 x 4 automotive LCD driver for low multiplex rates

FROXPQV

GLVSOD\ꢂ5$0ꢂFROXPQVꢍVHJPHQWꢂRXWSXWVꢂꢎ6ꢏ

RXWSXWꢂ5$0ꢂEDQN

WRꢂWKHꢂ/&'

ꢁ

ꢅ

ꢄ

ꢆ

ꢀ

ꢊ

ꢋ

ꢉ

ꢆꢊ ꢆꢋ ꢆꢉ ꢆꢌ ꢆꢇ

ꢁ

ꢅ

URZV

GLVSOD\ꢂ5$0ꢂURZVꢍꢂ

EDFNSODQHꢂRXWSXWVꢂ

ꢎ%3ꢏ

ꢄ

ꢆ

WRꢂWKHꢂ5$0

LQSXWꢂ5$0ꢂEDQN

DDDꢊꢀꢀꢃꢈꢄꢄ

Fig 16. Example of the Bank-select command with multiplex drive mode 1:2

PCA85176

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 6 — 7 April 2015

28 of 60

PCA85176

NXP Semiconductors

40 x 4 automotive LCD driver for low multiplex rates

8. Characteristics of the I²C-bus

The I²C-bus is for bidirectional, two-line communication between different ICs or modules.

The two lines are a Serial DAta line (SDA) and a Serial CLock line (SCL). Both lines must

be connected to a positive supply via a pull-up resistor when connected to the output

stages of a device. Data transfer may be initiated only when the bus is not busy.

8.1 Bit transfer

One data bit is transferred during each clock pulse. The data on the SDA line must remain

stable during the HIGH period of the clock pulse as changes in the data line at this time

will be interpreted as a control signal (see Figure 17).

6'$

6&/

GDWDꢂOLQHꢂ

VWDEOHꢓꢂ

FKDQJHꢂ

RIꢂGDWDꢂ

DOORZHG

GDWDꢂYDOLG

PEDꢉꢀꢈ

Fig 17. Bit transfer

8.2 START and STOP conditions

Both data and clock lines remain HIGH when the bus is not busy.

A HIGH-to-LOW transition of the data line while the clock is HIGH is defined as the START

condition - S.

A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the STOP

condition - P.

The START and STOP conditions are illustrated in Figure 18.

6'$

6&/

6'$

6&/

6

3

67$57ꢂFRQGLWLRQ

6723ꢂFRQGLWLRQ

PEFꢉꢇꢇ

Fig 18. Definition of START and STOP conditions

8.3 System configuration

A device generating a message is a transmitter, a device receiving a message is the

receiver. The device that controls the message is the master and the devices which are

controlled by the master are the slaves. The system configuration is shown in Figure 19.

PCA85176

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 6 — 7 April 2015

29 of 60

PCA85176

NXP Semiconductors

40 x 4 automotive LCD driver for low multiplex rates

0$67(5ꢂ

75$160,77(5ꢍꢂ

5(&(,9(5

0$67(5ꢂ

75$160,77(5ꢍꢂ

5(&(,9(5

6/$9(ꢂ

75$160,77(5ꢍꢂ

5(&(,9(5

6/$9(ꢂ

5(&(,9(5

0$67(5ꢂ

75$160,77(5

6'$

6&/

PJDꢄꢀꢈ

Fig 19. System configuration

8.4 Acknowledge

The number of data bytes transferred between the START and STOP conditions from

transmitter to receiver is unlimited. Each byte of eight bits is followed by an acknowledge

cycle.

• A slave receiver, which is addressed, must generate an acknowledge after the

reception of each byte

• A master receiver must generate an acknowledge after the reception of each byte that

has been clocked out of the slave transmitter

• The device that acknowledges must pull-down the SDA line during the acknowledge

clock pulse, so that the SDA line is stable LOW during the HIGH period of the

acknowledge related clock pulse (set-up and hold times must be taken into

consideration)

• A master receiver must signal an end of data to the transmitter by not generating an

acknowledge on the last byte that has been clocked out of the slave. In this event, the

transmitter must leave the data line HIGH to enable the master to generate a STOP

condition

Acknowledgement on the I²C-bus is illustrated in Figure 20.

GDWDꢂRXWSXWꢂ

E\ꢂWUDQVPLWWHU

QRWꢂDFNQRZOHGJH

GDWDꢂRXWSXWꢂ

E\ꢂUHFHLYHU

DFNQRZOHGJH

6&/ꢂIURPꢂ

PDVWHU

ꢅ

ꢄ

ꢌ

ꢇ

6

FORFNꢂSXOVHꢂIRUꢂ

67$57ꢂ

FRQGLWLRQ

DFNQRZOHGJHPHQW

PEFꢉꢀꢇ

Fig 20. Acknowledgement of the I²C-bus

PCA85176

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 6 — 7 April 2015

30 of 60

PCA85176

NXP Semiconductors

40 x 4 automotive LCD driver for low multiplex rates

8.5 I²C-bus controller

The PCA85176 acts as an I²C-bus slave receiver. It does not initiate I²C-bus transfers or

transmit data to an I²C-bus master receiver. The only data output from the PCA85176 are

the acknowledge signals of the selected devices. Device selection depends on the

I²C-bus slave address, on the transferred command data and on the hardware

subaddress.

In single device applications, the hardware subaddress inputs A0, A1, and A2 are

normally tied to V_SSwhich defines the hardware subaddress 0. In multiple device

applications A0, A1, and A2 are tied to V_SSor V_DDusing a binary coding scheme, so that

no two devices with a common I²C-bus slave address have the same hardware

subaddress.

8.6 Input filters

To enhance noise immunity in electrically adverse environments, RC low-pass filters are

provided on the SDA and SCL lines.

8.7 I²C-bus protocol

Two I²C-bus slave addresses (0111 000 and 0111 001) are used to address the

PCA85176. The entire I²C-bus slave address byte is shown in Table 17.

Table 17. I²C slave address byte

Slave address

Bit

7

6

5

4

3

2

1

0

MSB

LSB

R/W

0

1

0

SA0

The PCA85176 is a write-only device and will not respond to a read access, therefore bit 0

should always be logic 0. Bit 1 of the slave address byte that a PCA85176 will respond to,

is defined by the level tied to its SA0 input (V_SSfor logic 0 and V_DDfor logic 1).

Having two reserved slave addresses allows the following on the same I²C-bus:

• Up to 16 PCA85176 for very large LCD applications

• The use of two types of LCD multiplex drive modes

The I²C-bus protocol is shown in Figure 21. The sequence is initiated with a START

condition (S) from the I²C-bus master which is followed by one of the two possible

PCA85176 slave addresses available. All PCA85176 whose SA0 inputs correspond to

bit 0 of the slave address respond by asserting an acknowledge in parallel. This I²C-bus

transfer is ignored by all PCA85176 whose SA0 inputs are set to the alternative level.

PCA85176

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 6 — 7 April 2015

31 of 60

PCA85176

NXP Semiconductors

40 x 4 automotive LCD driver for low multiplex rates

DFNQRZOHGJH

DFNQRZOHGJHꢂE\

E\ꢂ$ꢁꢔꢂ$ꢅꢂDQGꢂ$ꢄ

DOOꢂDGGUHVVHG

VHOHFWHG

3&$ꢌꢊꢅꢉꢋV

5ꢍ:

ꢁ

3&$ꢌꢊꢅꢉꢋꢂRQO\

VODYHꢂDGGUHVV

6

$

ꢁ

ꢅ

ꢁ

$

&

&200$1'

QꢂꢂꢅꢂE\WHꢎVꢏ

$

',63/$<ꢂ'$7$

QꢂꢂꢁꢂE\WHꢎVꢏ

$

3

6

ꢅꢂE\WH

XSGDWHꢂGDWDꢂSRLQWHUV

DQGꢂLIꢂQHFHVVDU\ꢔ

VXEDGGUHVVꢂFRXQWHU

ꢀꢁꢂDDDꢀꢆꢂ

Fig 21. I²C-bus protocol

After an acknowledgement, one or more command bytes follow that define the status of

each addressed PCA85176.

The last command byte sent is identified by resetting its most significant bit, continuation

bit C (see Figure 22). The command bytes are also acknowledged by all addressed

PCA85176 on the bus.

06%

/6%

&

5(67ꢂ2)ꢂ23&2'(

PVDꢄꢂꢂ

Fig 22. Format of command byte

After the last command byte, one or more display data bytes may follow. Display data

bytes are stored in the display RAM at the address specified by the data pointer and the

subaddress counter. Both data pointer and subaddress counter are automatically updated

and the data directed to the intended PCA85176 device.

An acknowledgement after each byte is asserted only by the PCA85176 that are

addressed via address lines A0, A1, and A2. After the last display byte, the I²C-bus

master asserts a STOP condition (P). Alternately a START may be asserted to restart an

I²C-bus access.

PCA85176

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 6 — 7 April 2015

32 of 60

PCA85176

NXP Semiconductors

40 x 4 automotive LCD driver for low multiplex rates

9. Internal circuitry

9

''

6$ꢁ

&/.

9

66

''

66

6&/

9

66

''

9

66

26&

9

66

''

6'$

6<1&

9

66

''

$ꢁꢔꢂ$ꢅꢔꢂ7ꢅ

9

66

/&'

%3ꢁꢔꢂ%3ꢅꢔ

%3ꢄꢔꢂ%3ꢆꢂ

9

66

9

/&'

6ꢁꢂWRꢂ6ꢆꢇ

9

66

PGEꢀꢈꢉ

Fig 23. Device protection circuits

PCA85176

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 6 — 7 April 2015

33 of 60

PCA85176

NXP Semiconductors

40 x 4 automotive LCD driver for low multiplex rates

10. Safety notes

CAUTION

This device is sensitive to ElectroStatic Discharge (ESD). Observe precautions for handling

electrostatic sensitive devices.

Such precautions are described in the ANSI/ESD S20.20, IEC/ST 61340-5, JESD625-A or

equivalent standards.

CAUTION

Static voltages across the liquid crystal display can build up when the LCD supply voltage

(V_LCD) is on while the IC supply voltage (V_DD) is off, or vice versa. This may cause unwanted

display artifacts. To avoid such artifacts, V_LCDand V_DDmust be applied or removed together.

11. Limiting values

Table 18. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol

V_DD

Parameter

Conditions

Min

0.5

Max

+6.5

+9.0

+6.5

Unit

V

supply voltage

LCD supply voltage

input voltage

V_LCD

V_I

V

on each of the pins CLK,

SDA, SCL, SYNC, SA0,

OSC, A0 to A2

V

V_O

output voltage

on each of the pins S0 to

S39, BP0 to BP3

0.5

+9.0

V

I_I

input current

10

50

-

+10

+50

400

100

2000

mA

mW

V

I_O

output current

I_DD

supply current

I_DD(LCD)

I_SS

LCD supply current

ground supply current

total power dissipation

output power

P_tot

P_o

-

[1]

V_ESD

electrostatic discharge

voltage

HBM

-

CDM

[2]

[3]

[4]

TQFP64 (PCA85176H)

TSSOP56 (PCA85176T)

-

1000

1500

200

V

-

V

I_lu

latch-up current

-

mA

C

T_stg

T_amb

storage temperature

ambient temperature

55

40

+150

+95

operating device

[1] Pass level; Human Body Model (HBM), according to Ref. 7 “JESD22-A114”

[2] Pass level; Charged-Device Model (CDM), according to Ref. 8 “JESD22-C101”

[3] Pass level; latch-up testing according to Ref. 9 “JESD78” at maximum ambient temperature (T_amb(max)).

[4] According to the store and transport requirements (see Ref. 14 “UM10569”) the devices have to be stored at a temperature of +8 C to

+45 C and a humidity of 25 % to 75 %.

PCA85176

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 6 — 7 April 2015

34 of 60

PCA85176

NXP Semiconductors

40 x 4 automotive LCD driver for low multiplex rates

12. Static characteristics

Table 19. Static characteristics

V_DD= 1.8 V to 5.5 V; V_SS= 0 V; V_LCD= 2.5 V to 8.0 V; T_amb= 40 C to +95 C; unless otherwise specified.

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

Supplies

V_DD

supply voltage

LCD supply voltage

supply current

V_LCD 6.5 V

1.8

2.5

-

5.5

6.5

8.0

7

V

V_LCD> 6.5 V

-

V

V_LCD

V_DD< 2.5 V

-

V

V_DD 2.5 V

-

V

[1][2]

[1]

I_DD

f_clk(ext)= 1536 Hz

V_DD= 3.0 V; T_amb= 25 C

f_clk(ext)= 1536 Hz

3.5

2.7

23

13

A

-

I_DD(LCD)

LCD supply current

-

32

-

V_LCD= 3.0 V;

-

T_amb= 25 C

Logic^[3]

V_P(POR)

power-on reset supply

voltage

1.0

1.3

1.6

V

V_IL

V_IH

I_OL

LOW-level input voltage

HIGH-level input voltage

LOW-level output current

on pins CLK, SYNC, OSC,

A0 to A2, SA0, SCL, SDA

V_SS

-

0.3V_DD

V_DD

[4][5]

on pins CLK, SYNC, OSC,

A0 to A2, SA0, SCL, SDA

0.7V_DD

output sink current;

V_OL= 0.4 V; V_DD= 5 V

on pins CLK and SYNC

on pin SDA

1

3

1

-

mA

I_OH(CLK)

I_L

HIGH-level output current output source current;

on pin CLK

V_OH= 4.6 V; V_DD= 5 V

leakage current

V_I= V_DDor V_SS

;

1

-

+1

A

on pins CLK, SCL, SDA, A0

to A2 and SA0

I_L(OSC)

C_I

leakage current on pin

OSC

V_I= V_DD

1

-

+1

7

A

[6]

input capacitance

-

pF

PCA85176

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 6 — 7 April 2015

35 of 60

PCA85176

NXP Semiconductors

40 x 4 automotive LCD driver for low multiplex rates

Table 19. Static characteristics …continued

V_DD= 1.8 V to 5.5 V; V_SS= 0 V; V_LCD= 2.5 V to 8.0 V; T_amb= 40 C to +95 C; unless otherwise specified.

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

LCD outputs

V_O

output voltage variation

output resistance

on pins BP0 to BP3 and

S0 to S39

100

-

+100

mV

[7]

R_O

V_LCD= 5 V

on pins BP0 to BP3

on pins S0 to S39

-

1.5

6.0

-

k

[1] LCD outputs are open-circuit; inputs at V_SSor V_DD; external clock with 50 % duty factor; I²C-bus inactive.

[2] For typical values, see Figure 24.

[3] The I²C-bus interface of the PCA85176 is 5 V tolerant.

[4] When tested, I²C pins SCL and SDA have no diode to V_DDand may be driven to the V_Ilimiting values given in Table 18 (see Figure 23

as well).

[5] Propagation delay of driver between clock (CLK) and LCD driving signals.

[6] Periodically sampled, not 100 % tested.

[7] Outputs measured one at a time.

DDDꢊꢀꢁꢆꢂꢇꢀ

ꢊ

,

''

ꢎ$ꢏ

ꢀ

ꢆ

ꢄ

ꢅ

ꢄ

ꢆ

ꢀ

ꢊ

ꢋ

9

ꢂꢎ9ꢏ

''

T_amb= 30 C; 1:4 multiplex drive mode; V_LCD= 6.5 V; f_clk(ext)= 1.536 kHz; all RAM written with

logic 1; no display connected; I²C-bus inactive.

Fig 24. Typical I_DDwith respect to V_DD

PCA85176

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 6 — 7 April 2015

36 of 60

PCA85176

NXP Semiconductors

40 x 4 automotive LCD driver for low multiplex rates

13. Dynamic characteristics

Table 20. Dynamic characteristics

V_DD= 1.8 V to 5.5 V; V_SS= 0 V; V_LCD= 2.5 V to 8.0 V; T_amb= 40 C to +95 C; unless otherwise specified.

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

Clock

[1]

f_clk(int)

internal clock frequency

PCA85176H

PCA85176T

1440

1920

960

1850

2640

-

2640

3600

4800

Hz

f_clk(ext)

f_fr

external clock frequency

frame frequency

internal clock

PCA85176H

PCA85176T

external clock

60

80

40

60

77

110

150

200

-

Hz

s

110

-

t_clk(H)

t_clk(L)

HIGH-level clock time

LOW-level clock time

-

Synchronization

t_{PD(SYNC_N)}SYNC propagation delay

-

30

-

ns

s

t_{SYNC_NL}

t_PD(drv)

I²C-bus^[3]

Pin SCL

f_SCL

SYNC LOW time

1

-

[2]

driver propagation delay

V_LCD= 5 V

-

30

SCL clock frequency

-

400

-

kHz

t_LOW

LOW period of the SCL

clock

1.3

s

t_HIGH

HIGH period of the SCL

clock

0.6

-

s

Pin SDA

t_SU;DAT

t_HD;DAT

data set-up time

data hold time

100

0

-

ns

Pins SCL and SDA

t_BUF

bus free time between a

1.3

-

s

STOP and START

condition

t_SU;STO

t_HD;STA

t_SU;STA

t_r

set-up time for STOP

condition

0.6

-

s

hold time (repeated)

START condition

set-up time for a repeated

START condition

rise time of both SDA and f_SCL= 400 kHz

SCL signals

-

0.3

1.0

s

f_SCL< 125 kHz

PCA85176

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 6 — 7 April 2015

37 of 60

PCA85176

NXP Semiconductors

40 x 4 automotive LCD driver for low multiplex rates

Table 20. Dynamic characteristics …continued

V_DD= 1.8 V to 5.5 V; V_SS= 0 V; V_LCD= 2.5 V to 8.0 V; T_amb= 40 C to +95 C; unless otherwise specified.

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

t_f

fall time of both SDA and

SCL signals

-

0.3

s

C_b

capacitive load for each

bus line

-

400

50

pF

ns

t_w(spike)

spike pulse width

on the I²C-bus

[1] Typical output duty factor: 50 % measured at the CLK output pin.

[2] Not tested in production.

[3] All timing values are valid within the operating supply voltage and ambient temperature range and are referenced to V_ILand V_IHwith an

input voltage swing of V_SSto V_DD

.

ꢅꢂꢍꢂI

FON

W

FONꢎ/ꢏ

FONꢎ+ꢏ

ꢁꢈꢉꢂ9

ꢁꢈꢆꢂ9

''

&/.

ꢁꢈꢉꢂ9

ꢁꢈꢆꢂ9

''

6<1&

W

3'ꢎ6<1&B1ꢏ

W

6<1&B1/

ꢅꢁꢂꢐ

ꢌꢁꢂꢐ

%3Qꢔꢂ6Q

ꢅꢁꢂꢐ

W

ꢀꢁꢂDDDꢇꢅꢄ

3'ꢎGUYꢏ

Fig 25. Driver timing waveforms

6'$

W

I

%8)

/2:

6&/ꢂꢂ

6'$ꢂꢂ

W

+'ꢓ67$

W

U

W

68ꢓ'$7

+'ꢓ'$7

W

+,*+

W

68ꢓ67$

W

68ꢓ672

PJDꢈꢇꢄ

Fig 26. I²C-bus timing waveforms

PCA85176

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 6 — 7 April 2015

38 of 60

PCA85176

NXP Semiconductors

40 x 4 automotive LCD driver for low multiplex rates

14. Application information

14.1 Cascaded operation

Large display configurations of up to 16 PCA85176 can be recognized on the same

I²C-bus by using the 3-bit hardware subaddress (A0, A1, and A2) and the programmable

I²C-bus slave address (SA0).

Table 21. Addressing cascaded PCA85176

Cluster

Bit SA0

Pin A2

Pin A1

Pin A0

Device

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

2

3

4

5

6

7

2

1

8

9

10

11

12

13

14

15

When cascaded PCA85176 are synchronized, they can share the backplane signals from

one of the devices in the cascade. The other PCA85176 of the cascade contribute

additional segment outputs. The backplanes can either be connected together to enhance

the drive capability or some can be left open-circuit (such as the ones from the slave

in Figure 27) or just some of the master and some of the slave will be taken to facilitate the

layout of the display.

PCA85176

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 6 — 7 April 2015

39 of 60

PCA85176

NXP Semiconductors

40 x 4 automotive LCD driver for low multiplex rates

9

/&'

''

6'$

6&/

ꢀꢁꢂVHJPHQWꢂGULYHV

3&$ꢀꢁꢂꢃꢄ

6<1&

&/.

ꢎꢄꢏ

%3ꢁꢂWRꢂ%3ꢆꢂꢂ

ꢎRSHQꢃFLUFXLWꢏ

26&

$ꢁ $ꢅ $ꢄ 6$ꢁ

9

66

/&'ꢂ3$1(/

9

/&'

9

W

U

ꢄ&

''

ꢂ

5

9

/&'

E

''

ꢀꢁꢂVHJPHQWꢂGULYHV

6'$

6&/

+267ꢂ

0,&52ꢃꢂ

352&(6625ꢍꢂ

0,&52ꢃꢂ

&21752//(5

6<1&

&/.

ꢀꢂEDFNSODQHV

%3ꢁꢂWRꢂ%3ꢆ

3&$ꢀꢁꢂꢃꢄ

ꢎꢅꢏ

26&

$ꢁ $ꢅ $ꢄ 6$ꢁ

9

66

9

66

ꢀꢁꢂDDDꢀꢆꢇ

(1) Is master (OSC connected to V_SS).

(2) Is slave (OSC connected to V_DD).

Fig 27. Cascaded PCA85176 configuration

The SYNC line is provided to maintain the correct synchronization between all cascaded

PCA85176. Synchronization is guaranteed after a power-on reset. The only time that

SYNC is likely to be needed is if synchronization is accidentally lost (e.g. by noise in

adverse electrical environments or by defining a multiplex drive mode when PCA85176

with different SA0 levels are cascaded).

SYNC is organized as an input/output pin. The output selection is realized as an

open-drain driver with an internal pull-up resistor. A PCA85176 asserts the SYNC line at

the onset of its last active backplane signal and monitors the SYNC line at all other times.

If synchronization in the cascade is lost, it is restored by the first PCA85176 to assert

SYNC. The timing relationship between the backplane waveforms and the SYNC signal

for the various drive modes of the PCA85176 are shown in Figure 28.

The PCA85176 can always be cascaded with other devices of the same type or

conditionally with other devices of the same family. This allows optimal drive selection for

a given number of pixels to display. Figure 25 and Figure 28 show the timing of the

synchronization signals.

Only one master but multiple slaves are allowed in a cascade. All devices in the cascade

have to use the same clock whether it is supplied externally or provided by the master.

PCA85176

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 6 — 7 April 2015

40 of 60

PCA85176

NXP Semiconductors

40 x 4 automotive LCD driver for low multiplex rates

If an external clock source is used, all PCA85176 in the cascade must be configured such

as to receive the clock from that external source (pin OSC connected to V_DD). Thereby it

must be ensured that the clock tree is designed such that on all PCA85176 the clock

propagation delay from the clock source to all PCA85176 in the cascade is as equal as

possible since otherwise synchronization artefacts may occur.

In mixed cascading configurations, care has to be taken that the specifications of the

individual cascaded devices are met at all times.

ꢅ

IU

7

IU

I

%3ꢁ

6<1&

ꢎDꢏꢂVWDWLFꢂGULYHꢂPRGHꢈ

%3ꢁꢂ

ꢎꢅꢍꢄꢂELDVꢏꢂ

ꢂ

%3ꢁꢂ

ꢎꢅꢍꢆꢂELDVꢏꢂ

ꢂ

6<1&

ꢎEꢏꢂꢅꢒꢄꢂPXOWLSOH[ꢂGULYHꢂPRGHꢈ

%3ꢁꢂ

ꢎꢅꢍꢆꢂELDVꢏ

6<1&

ꢎFꢏꢂꢅꢒꢆꢂPXOWLSOH[ꢂGULYHꢂPRGHꢈ

ꢎGꢏꢂꢅꢒꢀꢂPXOWLSOH[ꢂGULYHꢂPRGHꢈ

%3ꢁꢂ

ꢎꢅꢍꢆꢂELDVꢏ

6<1&

PJOꢈꢆꢆ

Fig 28. Synchronization of the cascade for the various PCA85176 drive modes

15. Test information

15.1 Quality information

This product has been qualified in accordance with the Automotive Electronics Council

(AEC) standard Q100 - Failure mechanism based stress test qualification for integrated

circuits, and is suitable for use in automotive applications.

PCA85176

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 6 — 7 April 2015

41 of 60

PCA85176

NXP Semiconductors

40 x 4 automotive LCD driver for low multiplex rates

16. Package outline

74)3ꢄꢋꢌꢅSODVWLFꢅWKLQꢅTXDGꢅIODWꢅSDFNDJHꢍꢅꢄꢋꢅOHDGVꢍꢅERG\ꢅꢂꢎꢅ[ꢅꢂꢎꢅ[ꢅꢂꢆꢎꢅPPꢅ

627ꢈꢁꢃꢏꢂꢅ

\ꢂ

;ꢂ

$ꢂ

ꢀꢌꢂ

ꢆꢆꢂ

=ꢂ

ꢆꢄꢂ

ꢀꢇꢂ

(ꢂ

Hꢂ

+ꢂ

(ꢂ

ꢎ$ꢂꢂꢏꢂ

ꢆꢂ

$ꢂ

ꢄꢂ

$ꢂ

ꢅꢂ

$ꢂ

Zꢂ0ꢂ

șꢂ

SLQꢂꢅꢂLQGH[ꢂ

Eꢂ

Sꢂ

/ꢂ

Sꢂ

/ꢂ

ꢋꢀꢂ

ꢅꢉꢂ

GHWDLOꢂ;ꢂ

ꢅꢂ

ꢅꢋꢂ

=ꢂ

Yꢂ 0ꢂ

'ꢂ

$ꢂ

Hꢂ

Zꢂ0ꢂ

Eꢂ

Sꢂ

'ꢂ

+ꢂ

%ꢂ

Yꢂ 0ꢂ

%ꢂ

'ꢂ

ꢁꢂ

ꢄꢈꢊꢂ

VFDOHꢂ

ꢊꢂPPꢂ

',0(16,216ꢅꢉPPꢅDUHꢅWKHꢅRULJLQDOꢅGLPHQVLRQVꢊꢅ

$ꢅ

ꢉꢂꢊꢅ

81,7ꢅ

$ꢅ

ꢂꢅ

$ꢅ

ꢇꢅ

$ꢅ

ꢈꢅ

Eꢅ

Sꢅ

Fꢅ

'ꢅ

(ꢅ

Hꢅ

ꢁꢈꢊꢂ

+ꢅ

/ꢅ

Yꢅ

Zꢅ

\ꢅ =ꢅ

=ꢅ

(ꢅ

șꢂ

'ꢅ

(ꢅ

Sꢅ

'ꢅ

PD[ꢆꢅ

Rꢂ

ꢁꢈꢅꢊꢂ ꢅꢈꢁꢊꢂ

ꢁꢈꢁꢊꢂ ꢁꢈꢇꢊꢂ

ꢁꢈꢄꢉꢂ ꢁꢈꢅꢌꢂ ꢅꢁꢈꢅꢂ ꢅꢁꢈꢅꢂ

ꢁꢈꢅꢉꢂ ꢁꢈꢅꢄꢂ ꢇꢈꢇꢂ ꢇꢈꢇꢂ

ꢅꢄꢈꢅꢊꢂ ꢅꢄꢈꢅꢊꢂ

ꢅꢅꢈꢌꢊꢂ ꢅꢅꢈꢌꢊꢂ

ꢁꢈꢉꢊꢂ

ꢁꢈꢀꢊꢂ

ꢅꢈꢀꢊꢂ ꢅꢈꢀꢊꢂ

ꢅꢈꢁꢊꢂ ꢅꢈꢁꢊꢂ

ꢉꢂ

ꢅꢈꢄꢂ

PPꢂ

ꢅꢂ

ꢁꢈꢄꢂ ꢁꢈꢁꢌꢂ ꢁꢈꢅꢂ

ꢁꢈꢄꢊꢂ

Rꢂ

ꢁꢂ

1RWHꢅ

ꢅꢈꢂ3ODVWLFꢂRUꢂPHWDOꢂSURWUXVLRQVꢂRIꢂꢁꢈꢄꢊꢂPPꢂPD[LPXPꢂSHUꢂVLGHꢂDUHꢂQRWꢂLQFOXGHGꢈꢂꢂ

ꢅ5()(5(1&(6ꢅ

ꢅ-('(&ꢅ -(,7$ꢅ

06ꢃꢁꢄꢋꢂ

287/,1(ꢅ

9(56,21ꢅ

(8523($1ꢅ

352-(&7,21ꢅ

,668(ꢅ'$7(ꢅ

ꢅ,(&ꢅ

ꢁꢁꢃꢁꢅꢃꢅꢇꢂ

ꢁꢄꢃꢁꢆꢃꢅꢀꢂ

ꢂ627ꢆꢊꢉꢃꢅꢂ

ꢅꢆꢉ(ꢅꢁꢂ

Fig 29. Package outline SOT357-1 (TQFP64) of PCA85176H

PCA85176

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 6 — 7 April 2015

42 of 60

PCA85176

NXP Semiconductors

40 x 4 automotive LCD driver for low multiplex rates

76623ꢁꢄꢌꢅSODVWLFꢅWKLQꢅVKULQNꢅVPDOOꢅRXWOLQHꢅSDFNDJHꢍꢅꢁꢄꢅOHDGVꢍꢅERG\ꢅZLGWKꢅꢄꢆꢂꢅPPꢅ

627ꢈꢄꢋꢏꢂꢅ

(ꢂ

'ꢂ

$ꢂ

;ꢂ

Fꢂ

+ꢂ

(ꢂ

Yꢂ 0ꢂ

$ꢂ

\ꢂ

=ꢂ

ꢁꢄꢅ

ꢇꢐꢅꢅ

4ꢂ

$ꢂ

ꢄꢂ

ꢎ$ꢂꢂꢏꢂ

ꢆꢂ

$ꢂ

ꢅꢂ

SLQꢂꢅꢂLQGH[ꢂ

șꢂ

/ꢂ

Sꢂ

/ꢂ

GHWDLOꢂ;ꢂ

ꢂꢅ

ꢇꢀꢅ

Zꢂ 0ꢂ

Eꢂ

Sꢂ

Hꢂ

ꢁꢂ

ꢄꢈꢊꢂ

ꢊꢂPPꢂ

VFDOHꢂ

',0(16,216ꢅꢉPPꢅDUHꢅWKHꢅRULJLQDOꢅGLPHQVLRQVꢊꢆꢅ

$ꢅ

ꢉꢂꢊꢅ

ꢉꢇꢊꢅ

81,7ꢅ

$ꢅ

ꢂꢅ

$ꢅ

ꢇꢅ

$ꢅ

ꢈꢅ

Eꢅ

Sꢅ

Fꢅ

'ꢅ

(ꢅ

Hꢅ

+ꢅ

/ꢅ

Sꢅ

4ꢅ

Yꢅ

Zꢅ

\ꢅ

ꢁꢈꢅꢂ

=ꢅ

șꢂ

(ꢅ

PD[ꢆꢅ

Rꢂ

ꢁꢈꢅꢊꢂ ꢅꢈꢁꢊꢂ

ꢁꢈꢁꢊꢂ ꢁꢈꢌꢊꢂ

ꢁꢈꢄꢌꢂ

ꢁꢈꢅꢉꢂ

ꢁꢈꢄꢂ

ꢁꢈꢅꢂ

ꢅꢀꢈꢅꢂ

ꢅꢆꢈꢇꢂ

ꢋꢈꢄꢂ

ꢋꢈꢁꢂ

ꢌꢈꢆꢂ

ꢉꢈꢇꢂ

ꢁꢈꢌꢂ

ꢁꢈꢀꢂ

ꢁꢈꢊꢁꢂ

ꢁꢈꢆꢊꢂ

ꢁꢈꢊꢂ

ꢁꢈꢅꢂ

ꢌꢂ

PPꢂ

ꢅꢈꢄꢂ

ꢁꢈꢊꢂ

ꢅꢂ

ꢁꢈꢄꢊꢂ ꢁꢈꢁꢌꢂ

ꢁꢈꢄꢊꢂ

Rꢂ

ꢁꢂ

1RWHVꢅ

ꢅꢈꢂ3ODVWLFꢂRUꢂPHWDOꢂSURWUXVLRQVꢂRIꢂꢁꢈꢅꢊꢂPPꢂPD[LPXPꢂSHUꢂVLGHꢂDUHꢂQRWꢂLQFOXGHGꢈꢂ

ꢄꢈꢂ3ODVWLFꢂLQWHUOHDGꢂSURWUXVLRQVꢂRIꢂꢁꢈꢄꢊꢂPPꢂPD[LPXPꢂSHUꢂVLGHꢂDUHꢂQRWꢂLQFOXGHGꢈꢂꢂ

ꢅ5()(5(1&(6ꢅ

ꢅ-('(&ꢅ ꢅ-(,7$ꢅ

ꢂ02ꢃꢅꢊꢆꢂ

287/,1(ꢅ

9(56,21ꢅ

(8523($1ꢅ

352-(&7,21ꢅ

,668(ꢅ'$7(ꢅ

ꢅ,(&ꢅ

ꢇꢇꢃꢅꢄꢃꢄꢉꢂ

ꢁꢆꢃꢁꢄꢃꢅꢇꢂ

ꢂ627ꢆꢋꢀꢃꢅꢂ

Fig 30. Package outline SOT364-1 (TSSOP56) of PCA85176T

PCA85176

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 6 — 7 April 2015

43 of 60

PCA85176

NXP Semiconductors

40 x 4 automotive LCD driver for low multiplex rates

17. Handling information

All input and output pins are protected against ElectroStatic Discharge (ESD) under

normal handling. When handling Metal-Oxide Semiconductor (MOS) devices ensure that

all normal precautions are taken as described in JESD625-A, IEC 61340-5 or equivalent

standards.

PCA85176

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 6 — 7 April 2015

44 of 60

PCA85176

NXP Semiconductors

40 x 4 automotive LCD driver for low multiplex rates

18. Packing information

18.1 Tape and reel information

For tape and reel packing information, please see Ref. 11 “SOT357-1_518” and Ref. 12

“SOT364-1_118” on page 54.

PCA85176

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 6 — 7 April 2015

45 of 60

PCA85176

NXP Semiconductors

40 x 4 automotive LCD driver for low multiplex rates

19. Soldering of SMD packages

This text provides a very brief insight into a complex technology. A more in-depth account

of soldering ICs can be found in Application Note AN10365 “Surface mount reflow

soldering description”.

19.1 Introduction to soldering

Soldering is one of the most common methods through which packages are attached to

Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both

the mechanical and the electrical connection. There is no single soldering method that is

ideal for all IC packages. Wave soldering is often preferred when through-hole and

Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not

suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high

densities that come with increased miniaturization.

19.2 Wave and reflow soldering

Wave soldering is a joining technology in which the joints are made by solder coming from

a standing wave of liquid solder. The wave soldering process is suitable for the following:

• Through-hole components

• Leaded or leadless SMDs, which are glued to the surface of the printed circuit board

Not all SMDs can be wave soldered. Packages with solder balls, and some leadless

packages which have solder lands underneath the body, cannot be wave soldered. Also,

leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered,

due to an increased probability of bridging.

The reflow soldering process involves applying solder paste to a board, followed by

component placement and exposure to a temperature profile. Leaded packages,

packages with solder balls, and leadless packages are all reflow solderable.

Key characteristics in both wave and reflow soldering are:

• Board specifications, including the board finish, solder masks and vias

• Package footprints, including solder thieves and orientation

• The moisture sensitivity level of the packages

• Package placement

• Inspection and repair

• Lead-free soldering versus SnPb soldering

19.3 Wave soldering

Key characteristics in wave soldering are:

• Process issues, such as application of adhesive and flux, clinching of leads, board

transport, the solder wave parameters, and the time during which components are

exposed to the wave

• Solder bath specifications, including temperature and impurities

PCA85176

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 6 — 7 April 2015

46 of 60

PCA85176

NXP Semiconductors

40 x 4 automotive LCD driver for low multiplex rates

19.4 Reflow soldering

Key characteristics in reflow soldering are:

• Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to

higher minimum peak temperatures (see Figure 31) than a SnPb process, thus

reducing the process window

• Solder paste printing issues including smearing, release, and adjusting the process

window for a mix of large and small components on one board

• Reflow temperature profile; this profile includes preheat, reflow (in which the board is

heated to the peak temperature) and cooling down. It is imperative that the peak

temperature is high enough for the solder to make reliable solder joints (a solder paste

characteristic). In addition, the peak temperature must be low enough that the

packages and/or boards are not damaged. The peak temperature of the package

depends on package thickness and volume and is classified in accordance with

Table 22 and 23

Table 22. SnPb eutectic process (from J-STD-020D)

Package thickness (mm) Package reflow temperature (C)

Volume (mm³)

< 350

235

 350

220

< 2.5

 2.5

220

Table 23. Lead-free process (from J-STD-020D)

Package thickness (mm) Package reflow temperature (C)

Volume (mm³)

< 350

260

350 to 2000

> 2000

260

< 1.6

260

250

245

1.6 to 2.5

> 2.5

260

245

250

245

Moisture sensitivity precautions, as indicated on the packing, must be respected at all

times.

Studies have shown that small packages reach higher temperatures during reflow

soldering, see Figure 31.

PCA85176

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 6 — 7 April 2015

47 of 60

PCA85176

NXP Semiconductors

40 x 4 automotive LCD driver for low multiplex rates

maximum peak temperature

= MSL limit, damage level

temperature

minimum peak temperature

= minimum soldering temperature

peak

temperature

time

001aac844

MSL: Moisture Sensitivity Level

Fig 31. Temperature profiles for large and small components

For further information on temperature profiles, refer to Application Note AN10365

“Surface mount reflow soldering description”.

PCA85176

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 6 — 7 April 2015

48 of 60

PCA85176

NXP Semiconductors

40 x 4 automotive LCD driver for low multiplex rates

20. Footprint information

)RRWSULQWꢅLQIRUPDWLRQꢅIRUꢅUHIORZꢅVROGHULQJꢅRIꢅ74)3ꢄꢋꢅSDFNDJH

627ꢈꢁꢃꢏꢂ

+[

*[

ꢎꢁꢈꢅꢄꢊꢏ

3ꢄ

3ꢅ

+\ *\

%\

$\

&

'ꢄꢂꢎꢌîꢏ

'ꢅ

%[

$[

*HQHULFꢂIRRWSULQWꢂSDWWHUQꢂ

5HIHUꢂWRꢂWKHꢂSDFNDJHꢂRXWOLQHꢂGUDZLQJꢂIRUꢂDFWXDOꢂOD\RXW

VROGHUꢂODQG

RFFXSLHGꢂDUHD

',0(16,216ꢂLQꢂPP

3ꢅ 3ꢄ $[

$\

%[

%\

&

'ꢅ

'ꢄ

*[

*\

+[

+\

ꢁꢈꢊꢁꢁ ꢁꢈꢊꢋꢁ ꢅꢆꢈꢆꢁꢁ ꢅꢆꢈꢆꢁꢁ ꢅꢁꢈꢆꢁꢁ ꢅꢁꢈꢆꢁꢁ ꢅꢈꢊꢁꢁ ꢁꢈꢄꢌꢁ ꢁꢈꢀꢁꢁ ꢅꢁꢈꢊꢁꢁ ꢅꢁꢈꢊꢁꢁ ꢅꢆꢈꢊꢊꢁ ꢅꢆꢈꢊꢊꢁ

VRWꢂꢆꢈꢊꢁBIU

Fig 32. Footprint information for reflow soldering of SOT357-1 (TQFP64) of PCA85176H

PCA85176

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 6 — 7 April 2015

49 of 60

PCA85176

NXP Semiconductors

40 x 4 automotive LCD driver for low multiplex rates

)RRWSULQWꢅLQIRUPDWLRQꢅIRUꢅUHIORZꢅVROGHULQJꢅRIꢅ76623ꢁꢄꢅSDFNDJH

627ꢈꢄꢋꢏꢂ

+[

*[

3ꢄ

ꢎꢁꢈꢅꢄꢊꢏ

+\ *\

%\ $\

&

'ꢄꢂꢎꢀ[ꢏ

'ꢅ

3ꢅ

*HQHULFꢂIRRWSULQWꢂSDWWHUQꢂ

5HIHUꢂWRꢂWKHꢂSDFNDJHꢂRXWOLQHꢂGUDZLQJꢂIRUꢂDFWXDOꢂOD\RXW

VROGHUꢂODQG

RFFXSLHGꢂDUHD

',0(16,216ꢂLQꢂPP

3ꢅ 3ꢄ $\

%\

&

'ꢅ

'ꢄ

*[

*\

+[

+\

ꢁꢈꢊꢁꢁ ꢁꢈꢊꢋꢁ ꢌꢈꢇꢁꢁ ꢋꢈꢅꢁꢁ ꢅꢈꢀꢁꢁ ꢁꢈꢄꢌꢁ ꢁꢈꢀꢁꢁ ꢅꢀꢈꢄꢉꢁ ꢉꢈꢁꢁꢁ ꢅꢋꢈꢋꢁꢁ ꢇꢈꢅꢊꢁ

VRWꢂꢉꢃꢊꢁBIU

Fig 33. Footprint information for reflow soldering of SOT364-1 (TSSOP56) of PCA85176T

PCA85176

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 6 — 7 April 2015

50 of 60

PCA85176

NXP Semiconductors

40 x 4 automotive LCD driver for low multiplex rates

22. Abbreviations

Table 25. Abbreviations

Acronym

AEC

CMOS

CDM

DC

Description

Automotive Electronics Council

Complementary Metal-Oxide Semiconductor

Charged Device Model

Direct Current

HBM

I²C

Human Body Model

Inter-Integrated Circuit

Integrated Circuit

IC

LCD

LSB

Liquid Crystal Display

Least Significant Bit

MSB

MSL

PCB

POR

RAM

RC

Most Significant Bit

Moisture Sensitivity Level

Printed-Circuit Board

Power-On Reset

Random Access Memory

Resistance and Capacitance

Root Mean Square

RMS

SCL

SDA

SMD

Serial CLock line

Serial DAta Line

Surface-Mount Device

23. References

[1] AN10365 — Surface mount reflow soldering description

[2] AN10853 — ESD and EMC sensitivity of IC

[3] AN11267 — EMC and system level ESD design guidelines for LCD drivers

[4] IEC 60134 — Rating systems for electronic tubes and valves and analogous

semiconductor devices

[5] IEC 61340-5 — Protection of electronic devices from electrostatic phenomena

[6] IPC/JEDEC J-STD-020D — Moisture/Reflow Sensitivity Classification for

Nonhermetic Solid State Surface Mount Devices

[7] JESD22-A114 — Electrostatic Discharge (ESD) Sensitivity Testing Human Body

Model (HBM)

[8] JESD22-C101 — Field-Induced Charged-Device Model Test Method for

Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components

[9] JESD78 — IC Latch-Up Test

[10] JESD625-A — Requirements for Handling Electrostatic-Discharge-Sensitive

(ESDS) Devices

[11] SOT357-1_518 — TSSOP64; Reel dry pack; SMD, 13", packing information

PCA85176

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 6 — 7 April 2015

53 of 60

PCA85176

NXP Semiconductors

40 x 4 automotive LCD driver for low multiplex rates

[12] SOT364-1_118 — TSSOP56; Reel pack; SMD, 13", packing information

[13] UM10204 — I²C-bus specification and user manual

[14] UM10569 — Store and transport requirements

PCA85176

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 6 — 7 April 2015

54 of 60

PCA85176

NXP Semiconductors

40 x 4 automotive LCD driver for low multiplex rates

24. Revision history

Table 26. Revision history

Document ID

PCA85176 v.6

Modifications:

Release date

20150407

Data sheet status

Change notice

Supersedes

Product data sheet

-

PCA85176 v.5

• The format of this data sheet has been redesigned to comply with the new identity guidelines

of NXP Semiconductors.

• Legal texts have been adapted to the new company name where appropriate.

• Changed I_DD(LCD)values in Table 19

• Changed f_clk(int)typical value in Table 20

• Changed Section 18.1

• Adjusted Figure 24

PCA85176 v.5

PCA85176 v.4

PCA85176 v.3

PCA85176 v.2

PCA85176 v.1

20130711

20130610

20120905

20110627

20100414

Product data sheet

-

PCA85176 v.4

PCA85176 v.3

PCA85176 v.2

PCA85176 v.1

-

PCA85176

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 6 — 7 April 2015

55 of 60

PCA85176

NXP Semiconductors

40 x 4 automotive LCD driver for low multiplex rates

25. Legal information

25.1 Data sheet status

Document status^[1][2]

Product status^[3]

Development

Definition

Objective [short] data sheet

This document contains data from the objective specification for product development.

This document contains data from the preliminary specification.

This document contains the product specification.

Preliminary [short] data sheet Qualification

Product [short] data sheet Production

[1]

[2]

[3]

Please consult the most recently issued document before initiating or completing a design.

The term ‘short data sheet’ is explained in section “Definitions”.

The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status

information is available on the Internet at URL http://www.nxp.com.

Suitability for use in automotive applications — This NXP

25.2 Definitions

Semiconductors product has been qualified for use in automotive

applications. Unless otherwise agreed in writing, the product is not designed,

authorized or warranted to be suitable for use in life support, life-critical or

safety-critical systems or equipment, nor in applications where failure or

malfunction of an NXP Semiconductors product can reasonably be expected

to result in personal injury, death or severe property or environmental

damage. NXP Semiconductors and its suppliers accept no liability for

inclusion and/or use of NXP Semiconductors products in such equipment or

applications and therefore such inclusion and/or use is at the customer's own

risk.

Draft — The document is a draft version only. The content is still under

internal review and subject to formal approval, which may result in

modifications or additions. NXP Semiconductors does not give any

representations or warranties as to the accuracy or completeness of

information included herein and shall have no liability for the consequences of

use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet

with the same product type number(s) and title. A short data sheet is intended

for quick reference only and should not be relied upon to contain detailed and

full information. For detailed and full information see the relevant full data

sheet, which is available on request via the local NXP Semiconductors sales

office. In case of any inconsistency or conflict with the short data sheet, the

full data sheet shall prevail.

Applications — Applications that are described herein for any of these

products are for illustrative purposes only. NXP Semiconductors makes no

representation or warranty that such applications will be suitable for the

specified use without further testing or modification.

Customers are responsible for the design and operation of their applications

and products using NXP Semiconductors products, and NXP Semiconductors

accepts no liability for any assistance with applications or customer product

design. It is customer’s sole responsibility to determine whether the NXP

Semiconductors product is suitable and fit for the customer’s applications and

products planned, as well as for the planned application and use of

customer’s third party customer(s). Customers should provide appropriate

design and operating safeguards to minimize the risks associated with their

applications and products.

Product specification — The information and data provided in a Product

data sheet shall define the specification of the product as agreed between

NXP Semiconductors and its customer, unless NXP Semiconductors and

customer have explicitly agreed otherwise in writing. In no event however,

shall an agreement be valid in which the NXP Semiconductors product is

deemed to offer functions and qualities beyond those described in the

Product data sheet.

NXP Semiconductors does not accept any liability related to any default,

damage, costs or problem which is based on any weakness or default in the

customer’s applications or products, or the application or use by customer’s

third party customer(s). Customer is responsible for doing all necessary

testing for the customer’s applications and products using NXP

Semiconductors products in order to avoid a default of the applications and

the products or of the application or use by customer’s third party

customer(s). NXP does not accept any liability in this respect.

25.3 Disclaimers

Limited warranty and liability — Information in this document is believed to

be accurate and reliable. However, NXP Semiconductors does not give any

representations or warranties, expressed or implied, as to the accuracy or

completeness of such information and shall have no liability for the

consequences of use of such information. NXP Semiconductors takes no

responsibility for the content in this document if provided by an information

source outside of NXP Semiconductors.

Limiting values — Stress above one or more limiting values (as defined in

the Absolute Maximum Ratings System of IEC 60134) will cause permanent

damage to the device. Limiting values are stress ratings only and (proper)

operation of the device at these or any other conditions above those given in

the Recommended operating conditions section (if present) or the

Characteristics sections of this document is not warranted. Constant or

repeated exposure to limiting values will permanently and irreversibly affect

the quality and reliability of the device.

In no event shall NXP Semiconductors be liable for any indirect, incidental,

punitive, special or consequential damages (including - without limitation - lost

profits, lost savings, business interruption, costs related to the removal or

replacement of any products or rework charges) whether or not such

damages are based on tort (including negligence), warranty, breach of

contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason

whatsoever, NXP Semiconductors’ aggregate and cumulative liability towards

customer for the products described herein shall be limited in accordance

with the Terms and conditions of commercial sale of NXP Semiconductors.

Terms and conditions of commercial sale — NXP Semiconductors

products are sold subject to the general terms and conditions of commercial

sale, as published at http://www.nxp.com/profile/terms, unless otherwise

agreed in a valid written individual agreement. In case an individual

agreement is concluded only the terms and conditions of the respective

agreement shall apply. NXP Semiconductors hereby expressly objects to

applying the customer’s general terms and conditions with regard to the

purchase of NXP Semiconductors products by customer.

Right to make changes — NXP Semiconductors reserves the right to make

changes to information published in this document, including without

limitation specifications and product descriptions, at any time and without

notice. This document supersedes and replaces all information supplied prior

to the publication hereof.

PCA85176

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 6 — 7 April 2015

56 of 60

PCA85176

NXP Semiconductors

40 x 4 automotive LCD driver for low multiplex rates

No offer to sell or license — Nothing in this document may be interpreted or

construed as an offer to sell products that is open for acceptance or the grant,

conveyance or implication of any license under any copyrights, patents or

other industrial or intellectual property rights.

Translations — A non-English (translated) version of a document is for

reference only. The English version shall prevail in case of any discrepancy

between the translated and English versions.

Export control — This document as well as the item(s) described herein

may be subject to export control regulations. Export might require a prior

authorization from competent authorities.

25.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks

are the property of their respective owners.

I²C-bus — logo is a trademark of NXP Semiconductors N.V.

26. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

PCA85176

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 6 — 7 April 2015

57 of 60

PCA85176

NXP Semiconductors

40 x 4 automotive LCD driver for low multiplex rates

27. Tables

Table 1. Ordering information . . . . . . . . . . . . . . . . . . . . .2

Table 2. Ordering options. . . . . . . . . . . . . . . . . . . . . . . . .2

Table 3. Marking codes . . . . . . . . . . . . . . . . . . . . . . . . . .2

Table 4. Pin description . . . . . . . . . . . . . . . . . . . . . . . . . .6

Table 5. Definition of PCA85176 commands . . . . . . . . . .7

Table 6. C bit description . . . . . . . . . . . . . . . . . . . . . . . . .7

Table 7. Mode-set command bit description . . . . . . . . . .8

Table 8. Load-data-pointer command bit description . . . .8

Table 9. Device-select command bit description . . . . . . .9

Table 10. Bank-select command bit description . . . . . . . .9

Table 11. Blink-select command bit description . . . . . . . .10

Table 12. Blink frequencies . . . . . . . . . . . . . . . . . . . . . . .11

Table 13. Selection of possible display configurations . . .12

Table 14. Biasing characteristics . . . . . . . . . . . . . . . . . . .13

Table 15. Standard RAM filling in 1:3 multiplex drive

mode. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .25

Table 16. Entire RAM filling by rewriting in 1:3 multiplex

drive mode . . . . . . . . . . . . . . . . . . . . . . . . . . . .25

Table 17. I²C slave address byte . . . . . . . . . . . . . . . . . . .31

Table 18. Limiting values . . . . . . . . . . . . . . . . . . . . . . . . .34

Table 19. Static characteristics . . . . . . . . . . . . . . . . . . . .35

Table 20. Dynamic characteristics . . . . . . . . . . . . . . . . . .37

Table 21. Addressing cascaded PCA85176 . . . . . . . . . .39

Table 22. SnPb eutectic process (from J-STD-020D) . . .47

Table 23. Lead-free process (from J-STD-020D) . . . . . .47

Table 24. Selection of LCD segment drivers . . . . . . . . . .51

Table 25. Abbreviations . . . . . . . . . . . . . . . . . . . . . . . . . .53

Table 26. Revision history . . . . . . . . . . . . . . . . . . . . . . . .55

PCA85176

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 6 — 7 April 2015

58 of 60

PCA85176

NXP Semiconductors

40 x 4 automotive LCD driver for low multiplex rates

28. Figures

Fig 1. Block diagram of PCA85176 . . . . . . . . . . . . . . . . .3

Fig 2. Pinning diagram for TQFP64 (PCA85176H) . . . . .4

Fig 3. Pinning diagram for TSSOP56 (PCA85176T) . . . .5

Fig 4. Example of displays suitable for PCA85176 . . . .12

Fig 5. Typical system configuration . . . . . . . . . . . . . . . .13

Fig 6. Electro-optical characteristic: relative

transmission curve of the liquid . . . . . . . . . . . . . .15

Fig 7. Static drive mode waveforms. . . . . . . . . . . . . . . .16

Fig 8. Waveforms for the 1:2 multiplex drive mode

with ¹⁄₂bias . . . . . . . . . . . . . . . . . . . . . . . . . . . . .17

Fig 9. Waveforms for the 1:2 multiplex drive mode

with ¹⁄₃bias . . . . . . . . . . . . . . . . . . . . . . . . . . . . .18

Fig 10. Waveforms for the 1:3 multiplex drive mode

with ¹⁄₃bias . . . . . . . . . . . . . . . . . . . . . . . . . . . . .19

Fig 11. Waveforms for the 1:4 multiplex drive mode

with ¹⁄₃bias . . . . . . . . . . . . . . . . . . . . . . . . . . . . .20

Fig 12. Display RAM bitmap . . . . . . . . . . . . . . . . . . . . . .22

Fig 13. Relationship between LCD layout, drive mode,

display RAM filling order, and display data

transmitted over the I²C-bus . . . . . . . . . . . . . . . .23

Fig 14. RAM banks in static and multiplex driving

mode 1:2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .27

Fig 15. Bank selection . . . . . . . . . . . . . . . . . . . . . . . . . . .27

Fig 16. Example of the Bank-select command with

multiplex drive mode 1:2 . . . . . . . . . . . . . . . . . . .28

Fig 17. Bit transfer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .29

Fig 18. Definition of START and STOP conditions. . . . . .29

Fig 19. System configuration . . . . . . . . . . . . . . . . . . . . . .30

Fig 20. Acknowledgement of the I²C-bus . . . . . . . . . . . .30

Fig 21. I²C-bus protocol. . . . . . . . . . . . . . . . . . . . . . . . . .32

Fig 22. Format of command byte. . . . . . . . . . . . . . . . . . .32

Fig 23. Device protection circuits. . . . . . . . . . . . . . . . . . .33

Fig 24. Typical I_DDwith respect to V_DD. . . . . . . . . . . . . .36

Fig 25. Driver timing waveforms . . . . . . . . . . . . . . . . . . .38

Fig 26. I²C-bus timing waveforms . . . . . . . . . . . . . . . . . .38

Fig 27. Cascaded PCA85176 configuration. . . . . . . . . . .40

Fig 28. Synchronization of the cascade for the various

PCA85176 drive modes. . . . . . . . . . . . . . . . . . . .41

Fig 29. Package outline SOT357-1 (TQFP64) of

PCA85176H. . . . . . . . . . . . . . . . . . . . . . . . . . . . .42

Fig 30. Package outline SOT364-1 (TSSOP56) of

PCA85176T . . . . . . . . . . . . . . . . . . . . . . . . . . . . .43

Fig 31. Temperature profiles for large and small

components . . . . . . . . . . . . . . . . . . . . . . . . . . . . .48

Fig 32. Footprint information for reflow soldering of

SOT357-1 (TQFP64) of PCA85176H . . . . . . . . .49

Fig 33. Footprint information for reflow soldering of

SOT364-1 (TSSOP56) of PCA85176T . . . . . . . .50

PCA85176

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 6 — 7 April 2015

59 of 60

PCA85176

NXP Semiconductors

40 x 4 automotive LCD driver for low multiplex rates

29. Contents

1

General description. . . . . . . . . . . . . . . . . . . . . . 1

8.2

8.3

8.4

8.5

8.6

8.7

START and STOP conditions. . . . . . . . . . . . . 29

System configuration . . . . . . . . . . . . . . . . . . . 29

Acknowledge . . . . . . . . . . . . . . . . . . . . . . . . . 30

I²C-bus controller . . . . . . . . . . . . . . . . . . . . . . 31

Input filters . . . . . . . . . . . . . . . . . . . . . . . . . . . 31

I²C-bus protocol . . . . . . . . . . . . . . . . . . . . . . . 31

2

Features and benefits . . . . . . . . . . . . . . . . . . . . 1

Ordering information. . . . . . . . . . . . . . . . . . . . . 2

Ordering options. . . . . . . . . . . . . . . . . . . . . . . . 2

Marking. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2

Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . 3

3

3.1

4

5

9

Internal circuitry . . . . . . . . . . . . . . . . . . . . . . . 33

Safety notes. . . . . . . . . . . . . . . . . . . . . . . . . . . 34

Limiting values . . . . . . . . . . . . . . . . . . . . . . . . 34

Static characteristics . . . . . . . . . . . . . . . . . . . 35

Dynamic characteristics. . . . . . . . . . . . . . . . . 37

Application information . . . . . . . . . . . . . . . . . 39

Cascaded operation. . . . . . . . . . . . . . . . . . . . 39

Test information . . . . . . . . . . . . . . . . . . . . . . . 41

Quality information. . . . . . . . . . . . . . . . . . . . . 41

Package outline. . . . . . . . . . . . . . . . . . . . . . . . 42

Handling information . . . . . . . . . . . . . . . . . . . 44

Packing information . . . . . . . . . . . . . . . . . . . . 45

Tape and reel information . . . . . . . . . . . . . . . 45

6

6.1

6.2

Pinning information. . . . . . . . . . . . . . . . . . . . . . 4

Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4

Pin description . . . . . . . . . . . . . . . . . . . . . . . . . 6

10

11

12

7

7.1

Functional description . . . . . . . . . . . . . . . . . . . 7

Commands of PCA85176. . . . . . . . . . . . . . . . . 7

Command: mode-set . . . . . . . . . . . . . . . . . . . . 8

Command: load-data-pointer . . . . . . . . . . . . . . 8

Command: device-select . . . . . . . . . . . . . . . . . 9

Command: bank-select. . . . . . . . . . . . . . . . . . . 9

Command: blink-select. . . . . . . . . . . . . . . . . . 10

Blinking. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10

Power-On Reset (POR) . . . . . . . . . . . . . . . . . 11

Possible display configurations . . . . . . . . . . . 12

LCD bias generator . . . . . . . . . . . . . . . . . . . . 13

Display register. . . . . . . . . . . . . . . . . . . . . . . . 13

LCD voltage selector . . . . . . . . . . . . . . . . . . . 13

Electro-optical performance . . . . . . . . . . . . . . 15

LCD drive mode waveforms . . . . . . . . . . . . . . 16

Static drive mode . . . . . . . . . . . . . . . . . . . . . . 16

1:2 Multiplex drive mode. . . . . . . . . . . . . . . . . 17

1:3 Multiplex drive mode. . . . . . . . . . . . . . . . . 19

1:4 Multiplex drive mode. . . . . . . . . . . . . . . . . 20

Oscillator. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21

Internal clock . . . . . . . . . . . . . . . . . . . . . . . . . 21

External clock . . . . . . . . . . . . . . . . . . . . . . . . . 21

Timing. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21

Backplane and segment outputs . . . . . . . . . . 21

Backplane outputs . . . . . . . . . . . . . . . . . . . . . 21

Segment outputs. . . . . . . . . . . . . . . . . . . . . . . 21

Display RAM. . . . . . . . . . . . . . . . . . . . . . . . . . 22

Data pointer . . . . . . . . . . . . . . . . . . . . . . . . . . 24

Subaddress counter . . . . . . . . . . . . . . . . . . . . 24

RAM writing in 1:3 multiplex drive mode. . . . . 25

Writing over the RAM address boundary . . . . 26

Bank selection . . . . . . . . . . . . . . . . . . . . . . . . 26

Output bank selector . . . . . . . . . . . . . . . . . . . 26

Input bank selector . . . . . . . . . . . . . . . . . . . . . 26

RAM bank switching. . . . . . . . . . . . . . . . . . . . 26

13

14

14.1

15

15.1

16

7.1.1

7.1.2

7.1.3

7.1.4

7.1.5

7.1.5.1

7.2

17

18

18.1

7.3

7.3.1

7.3.2

7.3.3

7.3.3.1

7.3.4

7.3.4.1

7.3.4.2

7.3.4.3

7.3.4.4

7.4

7.4.1

7.4.2

7.4.3

7.5

7.5.1

7.5.2

7.6

7.6.1

7.6.2

7.6.3

7.6.4

7.6.5

7.6.5.1

7.6.5.2

7.6.5.3

19

Soldering of SMD packages. . . . . . . . . . . . . . 46

Introduction to soldering. . . . . . . . . . . . . . . . . 46

Wave and reflow soldering. . . . . . . . . . . . . . . 46

Wave soldering . . . . . . . . . . . . . . . . . . . . . . . 46

Reflow soldering . . . . . . . . . . . . . . . . . . . . . . 47

19.1

19.2

19.3

19.4

20

Footprint information . . . . . . . . . . . . . . . . . . . 49

Appendix . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 51

LCD segment driver selection . . . . . . . . . . . . 51

Abbreviations . . . . . . . . . . . . . . . . . . . . . . . . . 53

References. . . . . . . . . . . . . . . . . . . . . . . . . . . . 53

Revision history . . . . . . . . . . . . . . . . . . . . . . . 55

21

21.1

22

23

24

25

Legal information . . . . . . . . . . . . . . . . . . . . . . 56

Data sheet status . . . . . . . . . . . . . . . . . . . . . . 56

Definitions . . . . . . . . . . . . . . . . . . . . . . . . . . . 56

Disclaimers . . . . . . . . . . . . . . . . . . . . . . . . . . 56

Trademarks . . . . . . . . . . . . . . . . . . . . . . . . . . 57

25.1

25.2

25.3

25.4

26

27

28

29

Contact information . . . . . . . . . . . . . . . . . . . . 57

Tables. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58

Figures . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 59

Contents. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60

8

Characteristics of the I²C-bus . . . . . . . . . . . . 29

8.1

Bit transfer . . . . . . . . . . . . . . . . . . . . . . . . . . . 29

Please be aware that important notices concerning this document and the product(s)

described herein, have been included in section ‘Legal information’.

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 7 April 2015

Document identifier: PCA85176


型号：	PCA85176T/Q900/1,1
厂家：	NXP
描述：	PCA85176 - 40 x 4 automotive LCD driver for low multiplex rates TSSOP 56-Pin PC 驱动 CD 光电二极管接口集成电路
文件：	总60页 (文件大小：512K)
中文：	中文翻译
下载：	下载PDF数据表文档文件

PCA85176T/Q900/1,1 [NXP]

相关型号：

PCA8521

PCA8521AT

PCA8521BP

PCA8521BT

PCA8521BT-T

PCA8521FP

PCA8521FT

PCA8521FT-T

PCA85232

PCA85232DA

PCA85232U

PCA85232U/2DA/Q1,0