PHP50N06 [NXP]
PowerMOS transistor; 功率MOS晶体管
| 型号： | PHP50N06 |
| 厂家： | 
NXP |
| 描述： | PowerMOS transistor |
| 文件： | 总7页 (文件大小：56K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
Philips Semiconductors
Product specification
PowerMOS transistor
PHP50N06
GENERAL DESCRIPTION
QUICK REFERENCE DATA
N-channel enhancement mode
field-effect power transistor in a
plastic envelope.
The device is intended for use in
Switched Mode Power Supplies
(SMPS), motor control, welding,
DC/DC and AC/DC converters,
and in automotive and general
purpose switching applications.
SYMBOL PARAMETER
MAX.
UNIT
VDS
ID
Drain-source voltage
Drain current (DC)
Total power dissipation
Junction temperature
Drain-source on-state
resistance
60
52
150
175
0.028
V
A
W
˚C
Ω
Ptot
Tj
RDS(ON)
PINNING - TO220AB
PIN CONFIGURATION
SYMBOL
PIN
1
DESCRIPTION
d
tab
gate
2
drain
g
3
source
tab drain
1 2 3
s
LIMITING VALUES
Limiting values in accordance with the Absolute Maximum System (IEC 134)
SYMBOL PARAMETER
CONDITIONS
MIN.
MAX.
UNIT
VDS
VDGR
±VGS
ID
Drain-source voltage
-
-
60
60
V
V
Drain-gate voltage
RGS = 20 kΩ
-
Gate-source voltage
Drain current (DC)
Drain current (DC)
Drain current (pulse peak value)
Total power dissipation
Storage temperature
Junction temperature
-
-
30
V
Tmb = 25 ˚C
Tmb = 100 ˚C
Tmb = 25 ˚C
Tmb = 25 ˚C
-
-
52
36
208
150
175
175
A
ID
-
A
IDM
Ptot
Tstg
Tj
-
A
-
- 55
-
W
˚C
˚C
-
THERMAL RESISTANCES
SYMBOL PARAMETER
CONDITIONS
MIN. TYP. MAX. UNIT
Rth j-mb
Thermal resistance junction to
-
-
1.0
K/W
mounting base
Rth j-a
Thermal resistance junction to
ambient
-
60
-
K/W
August 1996
1
Rev 1.000
Philips Semiconductors
Product specification
PowerMOS transistor
PHP50N06
STATIC CHARACTERISTICS
Tmb = 25 ˚C unless otherwise specified
SYMBOL PARAMETER
CONDITIONS
MIN. TYP. MAX. UNIT
V(BR)DSS
Drain-source breakdown
voltage
VGS = 0 V; ID = 0.25 mA
60
-
-
V
VGS(TO)
Gate threshold voltage
VDS = VGS; ID = 1 mA
2.1
3.0
1
0.1
10
4.0
10
1.0
100
V
µA
mA
nA
Ω
IDSS
Zero gate voltage drain current VDS = 60 V; VGS = 0 V; Tj = 25 ˚C
Zero gate voltage drain current VDS = 60 V; VGS = 0 V; Tj = 125 ˚C
Gate source leakage current
Drain-source on-state
resistance
-
-
-
-
IDSS
IGSS
VGS = ±30 V; VDS = 0 V
VGS = 10 V; ID = 29 A
RDS(ON)
0.024 0.028
DYNAMIC CHARACTERISTICS
Tmb = 25 ˚C unless otherwise specified
SYMBOL PARAMETER
CONDITIONS
MIN. TYP. MAX. UNIT
gfs
Forward transconductance
VDS = 25 V; ID = 29 A
VGS = 0 V; VDS = 25 V; f = 1 MHz
17
22
-
S
Ciss
Coss
Crss
Input capacitance
Output capacitance
Feedback capacitance
-
-
-
1500 2000
800
270
pF
pF
pF
1000
400
td on
tr
td off
tf
Turn-on delay time
Turn-on rise time
Turn-off delay time
Turn-off fall time
VDD = 30 V; ID = 3 A;
VGS = 10 V;
-
-
-
-
20
70
170
120
30
ns
ns
ns
ns
100
220
160
RGS = 50 Ω;
Rgen = 50 Ω
Ld
Ld
Ls
Internal drain inductance
Internal drain inductance
Internal source inductance
Measured from contact screw on
tab to centre of die
Measured from drain lead 6 mm
from package to centre of die
Measured from source lead 6 mm
from package to source bond pad
-
-
-
3.5
4.5
7.5
-
-
-
nH
nH
nH
REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS
Tmb = 25 ˚C unless otherwise specified
SYMBOL PARAMETER
CONDITIONS
MIN. TYP. MAX. UNIT
IDR
Continuous reverse drain
-
-
-
52
A
current
IDRM
VSD
Pulsed reverse drain current
Diode forward voltage
-
-
-
-
208
2.5
A
V
IF = 52 A ; VGS = 0 V
1.8
trr
Qrr
Reverse recovery time
Reverse recovery charge
IF = 52 A; -dIF/dt = 100 A/µs;
VGS = 0 V; VR = 30 V
-
-
80
0.4
-
-
ns
µC
August 1996
2
Rev 1.000
Philips Semiconductors
Product specification
PowerMOS transistor
PHP50N06
Normalised Power Derating
PD%
120
Zth j-mb / (K/W)
10
1
110
100
90
80
70
60
50
40
30
20
10
0
D =
0.5
0.2
0.1
0.05
0.1
0.02
0
t
p
0.01
0.001
t
p
P
D
D =
T
t
T
0
20
40
60
80
Tmb /
100 120 140 160 180
C
1E-05
1E-03
t / s
1E-01
1E+01
Fig.1. Normalised power dissipation.
PD% = 100 PD/PD 25 ˚C = f(Tmb)
Fig.4. Transient thermal impedance.
Zth j-mb = f(t); parameter D = tp/T
Normalised Current Derating
ID%
ID / A
20
120
110
100
90
80
70
60
50
40
30
20
10
0
100
80
60
40
20
0
8
10
15
VGS / V =
7
6
5
4
0
20
40
60
80
100 120 140 160 180
0
2
4
6
8
10
Tmb /
C
VDS / V
Fig.2. Normalised continuous drain current.
ID% = 100 ID/ID 25 ˚C = f(Tmb); conditions: VGS ≥ 10 V
Fig.5. Typical output characteristics, Tj = 25 ˚C.
ID = f(VDS); parameter VGS
ID / A
RDS(ON) / Ohm
1000
100
10
0.20
0.15
0.10
0.05
0.00
4
4.5
5
5.5
6
6.5
VGS / V =
A
B
tp = 10 us
7
7.5
RDS(ON) = VDS/ID
100 us
1 ms
8
10 ms
DC
100 ms
10
1
1
100
0
20
40
60
80
100
10
VDS / V
ID / A
Fig.3. Safe operating area. Tmb = 25 ˚C
ID & IDM = f(VDS); IDM single pulse; parameter tp
Fig.6. Typical on-state resistance, Tj = 25 ˚C.
RDS(ON) = f(ID); parameter VGS
August 1996
3
Rev 1.000
Philips Semiconductors
Product specification
PowerMOS transistor
PHP50N06
VGS(TO) / V
ID / A
100
max.
4
3
2
1
0
25
Tj / C =
80
typ.
150
60
40
20
0
min.
-60
-20
20
60
Tj /
100
140
180
0
2
4
6
8
10
C
VGS / V
Fig.7. Typical transfer characteristics.
ID = f(VGS) ; conditions: VDS = 25 V; parameter Tj
Fig.10. Gate threshold voltage.
VGS(TO) = f(Tj); conditions: ID = 1 mA; VDS = VGS
SUB-THRESHOLD CONDUCTION
ID / A
gfs / S
1E-01
1E-02
1E-03
1E-04
1E-05
1E-06
20
10
0
2 %
typ
98 %
0
1
2
3
4
0
20
40
60
80
100
VGS / V
ID / A
Fig.8. Typical transconductance, Tj = 25 ˚C.
gfs = f(ID); conditions: VDS = 25 V
Fig.11. Sub-threshold drain current.
ID = f(VGS); conditions: Tj = 25 ˚C; VDS = VGS
a
C / pF
Normalised RDS(ON) = f(Tj)
2.0
1.5
1.0
0.5
0
10000
1000
100
Ciss
Coss
Crss
10
-60
-20
20
60
Tj /
100
140
180
0
20
40
C
VDS / V
Fig.9. Normalised drain-source on-state resistance.
a = RDS(ON)/RDS(ON)25 ˚C = f(Tj); ID = 29 A; VGS = 10 V
Fig.12. Typical capacitances, Ciss, Coss, Crss.
C = f(VDS); conditions: VGS = 0 V; f = 1 MHz
August 1996
4
Rev 1.000
Philips Semiconductors
Product specification
PowerMOS transistor
PHP50N06
VGS / V
12
IF / A
100
50
0
VDS / V =10
40
10
8
6
4
150 C
25 C
2
0
0
20
40
0
1
2
QG / nC
VSDS / V
Fig.13. Typical turn-on gate-charge characteristics.
VGS = f(QG); conditions: ID = 52 A; parameter VDS
Fig.14. Typical reverse diode current.
IF = f(VSDS); conditions: VGS = 0 V; parameter Tj
August 1996
5
Rev 1.000
Philips Semiconductors
Product specification
PowerMOS transistor
PHP50N06
MECHANICAL DATA
Dimensions in mm
Net Mass: 2 g
4,5
max
10,3
max
1,3
3,7
2,8
5,9
min
15,8
max
3,0 max
not tinned
3,0
13,5
min
1,3
1 2 3
max
(2x)
0,9 max (3x)
0,6
2,4
2,54 2,54
Fig.15. TO220AB; pin 2 connected to mounting base.
Notes
1. Observe the general handling precautions for electrostatic-discharge sensitive devices (ESDs) to prevent
damage to MOS gate oxide.
2. Refer to mounting instructions for TO220 envelopes.
3. Epoxy meets UL94 V0 at 1/8".
August 1996
6
Rev 1.000
Philips Semiconductors
Product specification
PowerMOS transistor
PHP50N06
DEFINITIONS
Data sheet status
Objective specification
This data sheet contains target or goal specifications for product development.
Preliminary specification This data sheet contains preliminary data; supplementary data may be published later.
Product specification
This data sheet contains final product specifications.
Limiting values
Limiting values are given in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one
or more of the limiting values may cause permanent damage to the device. These are stress ratings only and
operation of the device at these or at any other conditions above those given in the Characteristics sections of
this specification is not implied. Exposure to limiting values for extended periods may affect device reliability.
Application information
Where application information is given, it is advisory and does not form part of the specification.
Philips Electronics N.V. 1996
All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the
copyright owner.
The information presented in this document does not form part of any quotation or contract, it is believed to be
accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any
consequence of its use. Publication thereof does not convey nor imply any license under patent or other
industrial or intellectual property rights.
LIFE SUPPORT APPLICATIONS
These products are not designed for use in life support appliances, devices or systems where malfunction of these
products can be reasonably expected to result in personal injury. Philips customers using or selling these products
for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting
from such improper use or sale.
August 1996
7
Rev 1.000
相关型号：
PHP50N06T
TRANSISTOR 50 A, 55 V, 0.024 ohm, N-CHANNEL, Si, POWER, MOSFET, TO-220AB, FET General Purpose Power
NXP
©2020 ICPDF网 联系我们和版权申明