MJD2955_06 [ONSEMI]
Complementary Power Transistors DPAK For Surface Mount Applications; 互补功率晶体管DPAK对于表面贴装应用
| 型号： | MJD2955_06 |
| 厂家： | 
ONSEMI |
| 描述： | Complementary Power Transistors DPAK For Surface Mount Applications |
| 文件： | 总6页 (文件大小：78K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
MJD2955 (PNP)
MJD3055 (NPN)
Complementary Power
Transistors
DPAK For Surface Mount Applications
http://onsemi.com
Designed for general purpose amplifier and low speed switching
applications.
SILICON
POWER TRANSISTORS
10 AMPERES
60 VOLTS, 20 WATTS
Features
• Lead Formed for Surface Mount Applications in Plastic Sleeves
(No Suffix)
• Straight Lead Version in Plastic Sleeves (“−1” Suffix)
• Electrically Similar to MJE2955 and MJE3055
• DC Current Gain Specified to 10 Amperes
MARKING
DIAGRAMS
• High Current Gain−Bandwidth Product − f = 2.0 MHz (Min) @ I
T
C
4
= 500 mAdc
• Epoxy Meets UL 94 V−0 @ 0.125 in
• ESD Ratings: Human Body Model, 3B u 8000 V
Machine Model, C u 400 V
YWW
J
xx55G
2
1
3
DPAK
CASE 369C
STYLE 1
• Pb−Free Packages are Available
MAXIMUM RATINGS
4
Rating
Symbol
Max
Unit
YWW
J
xx55G
Collector−Emitter Voltage
Collector−Base Voltage
Emitter−Base Voltage
Collector Current
V
60
70
5
Vdc
Vdc
Vdc
Adc
Adc
CEO
V
CB
EB
1
V
2
DPAK−3
CASE 369D
STYLE 1
3
I
C
I
B
10
6
Base Current
Total Power Dissipation @ T = 25°C
P {
D
20
0.16
W
W/°C
C
Derate above 25°C
Y
= Year
Total Power Dissipation (Note1)
P
W
WW = Work Week
Jxx55 = Device Code
x = 29 or 30
D
1.75
0.014
@ T = 25°C
A
W/°C
°C
Derate above 25°C
G
= Pb−Free Package
Operating and Storage Junction
Temperature Range
T , T
J
−55 to +150
stg
ORDERING INFORMATION
See detailed ordering and shipping information in the package
dimensions section on page 2 of this data sheet.
THERMAL CHARACTERISTICS
Characteristic
Symbol
Max
6.25
71.4
Unit
°C/W
°C/W
Thermal Resistance, Junction−to−Case
R
q
JC
Thermal Resistance, Junction−to−Ambient
(Note1)
R
q
JA
Maximum ratings are those values beyond which device damage can occur.
Maximum ratings applied to the device are individual stress limit values (not
normal operating conditions) and are not valid simultaneously. If these limits are
exceeded, device functional operation is not implied, damage may occur and
reliability may be affected.
†Safe Area Curves are indicated by Figure 1. Both limits are applicable and must
be observed.
1. These ratings are applicable when surface mounted on the minimum pad
sizes recommended.
©
Semiconductor Components Industries, LLC, 2006
1
Publication Order Number:
January, 2006 − Rev. 8
MJD2955/D
MJD2955 (PNP) MJD3055 (NPN)
ELECTRICAL CHARACTERISTICS (T = 25_C unless otherwise noted)
C
Characteristic
Symbol
Min
Max
Unit
OFF CHARACTERISTICS
Collector−Emitter Sustaining Voltage (Note 2)
V
60
−
−
Vdc
CEO(sus)
(I = 30 mAdc, I = 0)
C
B
Collector Cutoff Current (V = 30 Vdc, I = 0)
I
CEO
50
mAdc
CE
B
Collector Cutoff Current
(V = 70 Vdc, V
I
mAdc
CEX
= 1.5 Vdc)
= 1.5 Vdc, T = 150_C)
CE
EB(off)
EB(off)
−
−
0.02
2
(V = 70 Vdc, V
CE
C
Collector Cutoff Current
I
mAdc
CBO
(V = 70 Vdc, I = 0)
CB
E
−
−
0.02
2
(V = 70 Vdc, I = 0, T = 150_C)
CB
E
C
Emitter Cutoff Current (V = 5 Vdc, I = 0)
I
EBO
−
0.5
mAdc
−
BE
C
ON CHARACTERISTICS
DC Current Gain (Note 2)
h
FE
(I = 4 Adc, V = 4 Vdc)
C
CE
20
5
100
−
(I = 10 Adc, V = 4 Vdc)
C
CE
Collector−Emitter Saturation Voltage (Note 2)
(I = 4 Adc, I = 0.4 Adc)
V
Vdc
Vdc
CE(sat)
C
B
−
−
1.1
8
(I = 10 Adc, I = 3.3 Adc)
C
B
Base−Emitter On Voltage (Note 2)
(I = 4 Adc, V = 4 Vdc)
V
−
1.8
BE(on)
C
CE
DYNAMIC CHARACTERISTICS
Current−Gain − Bandwidth Product
f
2
−
MHz
T
(I = 500 mAdc, V = 10 Vdc, f = 500 kHz)
C
CE
2. Pulse Test: Pulse Width v 300 ms, Duty Cycle v 2%.
ORDERING INFORMATION
†
Device
Package Type
Package
Shipping
MJD2955
DPAK
369C
MJD2955G
DPAK
(Pb−Free)
75 Units / Rail
MJD2955−001
DPAK−3
369D
369C
MJD2955−001G
DPAK
(Pb−Free)
MJD2955T4
DPAK
2500 Tape & Reel
75 Units / Rail
MJD2955T4G
DPAK
(Pb−Free)
MJD3055
DPAK
MJD3055G
DPAK
(Pb−Free)
MJD3055T4
DPAK
2500 Tape & Reel
DPAK
(Pb−Free)
MJD3055T4G
†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging
Specifications Brochure, BRD8011/D.
http://onsemi.com
2
−55°C
MJD2955 (PNP) MJD3055 (NPN)
TYPICAL CHARACTERISTICS
T
A
T
C
2.5 25
2
20
T
C
1.5 15
T
A
1
0.5
0
10
5
SURFACE
MOUNT
0
25
50
75
100
125
150
T, TEMPERATURE (°C)
Figure 1. Power Derating
500
2
300
200
V
= 2 V
T = 25°C
CE
J
1
V = 30 V
CC
I /I = 10
T = 150°C
J
0.7
0.5
C B
100
50
25°C
t
r
0.3
0.2
30
20
0.1
0.07
0.05
t @ V
d
≈ 5 V
BE(off)
10
5
0.03
0.02
0.01 0.02
0.05 0.1
0.2
0.5
1
2
5
10
0.06 0.1
0.2
0.4 0.6
1
2
4
6
I , COLLECTOR CURRENT (AMP)
C
I , COLLECTOR CURRENT (AMP)
C
Figure 2. DC Current Gain
Figure 3. Turn−On Time
1.4
1.2
5
T = 25°C
J
3
2
T = 25°C
J
V
I /I = 10
= 30 V
CC
C B
t
s
1
I = I
B1 B2
1
V
@ I /I = 10
C B
0.7
0.5
0.8
0.6
BE(sat)
V
@ V = 2 V
CE
BE
0.3
0.2
t
f
0.4
0.1
0.07
0.05
0.2
0
V
@ I /I = 10
C B
CE(sat)
0.1
0.2 0.3
0.5
1
2
3
5
10
0.06 0.1
0.2
0.4 0.6
1
2
4
6
I , COLLECTOR CURRENT (AMP)
C
I , COLLECTOR CURRENT (AMP)
C
Figure 5. Turn−Off Time
Figure 4. “On” Voltages, MJD3055
http://onsemi.com
3
MJD2955 (PNP) MJD3055 (NPN)
2
1.6
1.2
0.8
0.4
0
V
CC
+ꢂ30 V
T = 25°C
J
25 ms
R
+11 V
C
SCOPE
0
R
B
−ꢂ9 V
V
@ I /I = 10
C B
BE(sat)
D
1
51
t , t ≤ 10 ns
f
DUTY CYCLE = 1%
r
V
@ V = 3 V
CE
BE
−ꢂ4 V
R and R VARIED TO OBTAIN DESIRED CURRENT LEVELS
C
B
V
@ I /I = 10
C B
CE(sat)
D MUST BE FAST RECOVERY TYPE, eg:
1
ꢃ1N5825 USED ABOVE I ≈ 100 mA
B
0.1
0.2 0.3
0.5
1
2
3
5
10
ꢃMSD6100 USED BELOW I ≈ 100 mA
B
I , COLLECTOR CURRENT (AMP)
C
Figure 6. “On” Voltages, MJD2955
Figure 7. Switching Time Test Circuit
1
0.7
0.5
D = 0.5
0.3
0.2
0.2
0.1
P
(pk)
R
R
= r(t) R
q
q
q
JC
JC(t)
= 6.25°C/W MAX
JC
0.1
0.07
0.05
0.05
0.02
D CURVES APPLY FOR POWER
PULSE TRAIN SHOWN
READ TIME AT t
t
1
t
2
1
T
− T = P q
C (pk) JC(t)
0.01
J(pk)
0.03
0.02
DUTY CYCLE, D = t /t
1 2
SINGLE PULSE
0.01
0.01
0.02 0.03 0.05
0.1
0.2 0.3
0.5
1
2
3
5
10
20 30 50
100
200 300 500
1 k
t, TIME (ms)
Figure 8. Thermal Response
10
FORWARD BIAS SAFE OPERATING AREA
INFORMATION
5
500ꢁms
T = 150°C
3
2
J
There are two limitations on the power handling ability of
a transistor: average junction temperature and second
breakdown. Safe operating area curves indicate I − V
limits of the transistor that must be observed for reliable
operation; i.e., the transistor must not be subjected to greater
dissipation than the curves indicate.
100ꢁms
1
C
CE
1ꢁms
5ꢁms
0.5
0.3
dc
0.1
WIRE BOND LIMIT
THERMAL LIMIT T = 25°C (D = 0.1)
The data of Figure 9 is based on T
= 150_C; T is
J(pk)
C
C
SECOND BREAKDOWN LIMIT
variable depending on conditions. Second breakdown pulse
limits are valid for duty cycles to 10% provided
0.05
0.03
0.02
T
v 150_C. T
may be calculated from the data in
J(pk)
J(pk)
0.01
Figure 8. At high case temperatures, thermal limitations will
reduce the power that can be handled to values less than the
limitations imposed by second breakdown.
0.6
1
2
4
6
10
20
40 60
V
, COLLECTOR−EMITTER VOLTAGE (VOLTS)
CE
Figure 9. Maximum Forward Bias
Safe Operating Area
http://onsemi.com
4
MJD2955 (PNP) MJD3055 (NPN)
PACKAGE DIMENSIONS
DPAK
CASE 369C−01
ISSUE O
NOTES:
SEATING
−T−
1. DIMENSIONING AND TOLERANCING
PER ANSI Y14.5M, 1982.
PLANE
C
2. CONTROLLING DIMENSION: INCH.
B
R
INCHES
DIM MIN MAX
MILLIMETERS
E
V
MIN
5.97
6.35
2.19
0.69
0.46
0.94
MAX
6.22
6.73
2.38
0.88
0.58
1.14
A
B
C
D
E
F
G
H
J
0.235 0.245
0.250 0.265
0.086 0.094
0.027 0.035
0.018 0.023
0.037 0.045
0.180 BSC
0.034 0.040
0.018 0.023
0.102 0.114
0.090 BSC
4
2
Z
A
K
S
1
3
4.58 BSC
U
0.87
0.46
2.60
1.01
0.58
2.89
K
L
2.29 BSC
F
J
R
S
U
V
Z
0.180 0.215
0.025 0.040
4.57
0.63
0.51
0.89
3.93
5.45
1.01
−−−
1.27
−−−
L
H
0.020
0.035 0.050
0.155 −−−
−−−
D 2 PL
M
G
0.13 (0.005)
T
STYLE 1:
PIN 1. BASE
2. COLLECTOR
3. EMITTER
4. COLLECTOR
SOLDERING FOOTPRINT*
6.20
3.0
0.244
0.118
2.58
0.101
5.80
0.228
1.6
0.063
6.172
0.243
mm
inches
ǒ
Ǔ
SCALE 3:1
*For additional information on our Pb−Free strategy and soldering
details, please download the ON Semiconductor Soldering and
Mounting Techniques Reference Manual, SOLDERRM/D.
http://onsemi.com
5
MJD2955 (PNP) MJD3055 (NPN)
PACKAGE DIMENSIONS
DPAK−3
CASE 369D−01
ISSUE B
NOTES:
C
B
R
1. DIMENSIONING AND TOLERANCING PER
ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
V
S
E
INCHES
DIM MIN MAX
MILLIMETERS
MIN
5.97
6.35
2.19
0.69
0.46
0.94
MAX
6.35
6.73
2.38
0.88
0.58
1.14
4
2
Z
A
B
C
D
E
F
G
H
J
K
R
S
V
Z
0.235 0.245
0.250 0.265
0.086 0.094
0.027 0.035
0.018 0.023
0.037 0.045
0.090 BSC
0.034 0.040
0.018 0.023
0.350 0.380
0.180 0.215
0.025 0.040
0.035 0.050
A
K
1
3
−T−
SEATING
PLANE
2.29 BSC
0.87
0.46
8.89
4.45
0.63
0.89
3.93
1.01
0.58
9.65
5.45
1.01
1.27
−−−
J
F
H
0.155
−−−
D 3 PL
STYLE 1:
PIN 1. BASE
G
M
T
0.13 (0.005)
2. COLLECTOR
3. EMITTER
4. COLLECTOR
ON Semiconductor and
are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice
to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability
arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.
“Typical” parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All
operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. SCILLC does not convey any license under its patent rights
nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications
intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should
Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates,
and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death
associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal
Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.
PUBLICATION ORDERING INFORMATION
LITERATURE FULFILLMENT:
N. American Technical Support: 800−282−9855 Toll Free
USA/Canada
ON Semiconductor Website: http://onsemi.com
Order Literature: http://www.onsemi.com/litorder
Literature Distribution Center for ON Semiconductor
P.O. Box 61312, Phoenix, Arizona 85082−1312 USA
Phone: 480−829−7710 or 800−344−3860 Toll Free USA/Canada
Fax: 480−829−7709 or 800−344−3867 Toll Free USA/Canada
Email: orderlit@onsemi.com
Japan: ON Semiconductor, Japan Customer Focus Center
2−9−1 Kamimeguro, Meguro−ku, Tokyo, Japan 153−0051
Phone: 81−3−5773−3850
For additional information, please contact your
local Sales Representative.
MJD2955/D
相关型号：
MJD29C-T1
Power Bipolar Transistor, 1A I(C), 100V V(BR)CEO, 1-Element, NPN, Silicon, Plastic/Epoxy, 2 Pin, DPAK-3
SAMSUNG
MJD29CITU
Power Bipolar Transistor, 1A I(C), 100V V(BR)CEO, 1-Element, NPN, Silicon, TO-251, Plastic/Epoxy, 3 Pin, IPAK-3
FAIRCHILD
MJD29CTF
Power Bipolar Transistor, 1A I(C), 100V V(BR)CEO, 1-Element, NPN, Silicon, TO-252, Plastic/Epoxy, 2 Pin, DPAK-3
FAIRCHILD
MJD29TF
Power Bipolar Transistor, 1A I(C), 40V V(BR)CEO, 1-Element, NPN, Silicon, TO-252, Plastic/Epoxy, 2 Pin, DPAK-3
FAIRCHILD
MJD30
Power Bipolar Transistor, 1A I(C), 40V V(BR)CEO, 1-Element, PNP, Silicon, Plastic/Epoxy, 2 Pin, DPAK-3
FAIRCHILD
MJD30-1
Power Bipolar Transistor, 1A I(C), 40V V(BR)CEO, 1-Element, PNP, Silicon, Plastic/Epoxy, 3 Pin, IPAK-3
SAMSUNG
MJD3055
General Purpose Amplifier Low Speed Switching Applications D-PAK for Surface Mount Applications
FAIRCHILD
©2020 ICPDF网 联系我们和版权申明