ALC5624-GRT [REALTEK]
HAND-HELD MULTIMEDIA I2S AUDIO CODEC;
| 型号： | ALC5624-GRT |
| 厂家： | 
Realtek Semiconductor Corp. |
| 描述： | HAND-HELD MULTIMEDIA I2S AUDIO CODEC |
| 文件： | 总78页 (文件大小：1178K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
ALC5624
HAND-HELD MULTIMEDIA I2S AUDIO CODEC
DATASHEET
Rev. 1.3
07 August 2009
Track ID: JATR-1076-21
Realtek Semiconductor Corp.
No. 2, Innovation Road II, Hsinchu Science Park, Hsinchu 300, Taiwan
Tel.: +886-3-578-0211. Fax: +886-3-577-6047
www.realtek.com
ALC5624
Datasheet
COPYRIGHT
©2009 Realtek Semiconductor Corp. All rights reserved. No part of this document may be reproduced,
transmitted, transcribed, stored in a retrieval system, or translated into any language in any form or by any
means without the written permission of Realtek Semiconductor Corp.
DISCLAIMER
Realtek provides this document “as is”, without warranty of any kind. Realtek may make improvements
and/or changes in this document or in the product described in this document at any time. This document
could include technical inaccuracies or typographical errors.
TRADEMARKS
Realtek is a trademark of Realtek Semiconductor Corporation. Other names mentioned in this document
are trademarks/registered trademarks of their respective owners.
USING THIS DOCUMENT
This document is intended for the hardware and software engineer’s general information on the Realtek
ALC5624 Audio Codec IC.
Though every effort has been made to ensure that this document is current and accurate, more
information may have become available subsequent to the production of this guide.
REVISION HISTORY
Revision
Release Date
2007/08/24
2008/01/11
Summary
1.0
First release
1.1
Revised section 1 General Description, page 1.
Revised Figure 1, page 4.
Added note in Table 4, page 8.
Revised Figure 4 to Figure 11, page 12to 14.
Revised section 7.8.1 Speaker Output, page 18.
Revised Table 29, page 34.
Revised section 10 Application Circuits, page 66.
Revised section 12 Appendix A: Stereo I2S Clock Table, page 69.
Revised section 13 Ordering Information, page 70.
Revised section 13 Ordering Information, page 70.
Revised Figure 1 Block Diagram, page 4.
Revised Table 3 Filter/Reference, page 8.
Revised Table 4 Power/Ground, page 8.
Revised Table 81 Analog Performance Characteristics, page 60.
Added section 9.3 Signal Timing, page 63.
Revised section 11 Mechanical Dimensions, page 67.
Revised Table 85 Ordering Information, page 70.
1.2
1.3
2008/07/23
2009/08/07
Hand-Held Multimedia I2S Audio Codec
ii
Track ID: JATR-1076-21 Rev. 1.3
ALC5624
Datasheet
Table of Contents
1.
2.
3.
4.
GENERAL DESCRIPTION..............................................................................................................................................1
FEATURES.........................................................................................................................................................................2
SYSTEM APPLICATIONS...............................................................................................................................................3
FUNCTION BLOCK DIAGRAM.....................................................................................................................................4
4.1.
4.2.
FUNCTION BLOCK ........................................................................................................................................................4
AUDIO MIXER PATH.....................................................................................................................................................5
5.
6.
PIN ASSIGNMENTS .........................................................................................................................................................6
5.1.
PACKAGE AND VERSION IDENTIFICATION....................................................................................................................6
PIN DESCRIPTIONS.........................................................................................................................................................7
6.1.
DIGITAL I/O PINS.........................................................................................................................................................7
ANALOG I/O PINS ........................................................................................................................................................7
FILTER/REFERENCE......................................................................................................................................................8
POWER/GROUND..........................................................................................................................................................8
6.2.
6.3.
6.4.
7.
FUNCTIONAL DESCRIPTION.......................................................................................................................................9
7.1.
7.2.
POWER .........................................................................................................................................................................9
RESET ..........................................................................................................................................................................9
7.2.1. Power-On Reset (POR) ..........................................................................................................................................9
7.3.
CLOCKING..................................................................................................................................................................10
7.3.1. Phase-Locked Loop ..............................................................................................................................................10
7.3.2. I2C and Stereo I2S.................................................................................................................................................11
7.4.
DIGITAL DATA INTERFACE ........................................................................................................................................12
7.4.1. Stereo I2S/PCM Interface .....................................................................................................................................12
7.5.
AUDIO DATA PATH ....................................................................................................................................................15
7.5.1. Stereo ADC...........................................................................................................................................................15
7.5.2. Stereo DAC...........................................................................................................................................................15
7.6.
MIXERS......................................................................................................................................................................15
7.6.1. Headphone Mixer.................................................................................................................................................15
7.6.2. MONO Mixer........................................................................................................................................................16
7.6.3. Speaker Mixer.......................................................................................................................................................16
7.6.4. ADC Record Mixer...............................................................................................................................................16
7.7.
ANALOG AUDIO INPUT PATH .....................................................................................................................................17
7.7.1. Line Input .............................................................................................................................................................17
7.7.2. Phone Input ..........................................................................................................................................................17
7.7.3. Microphone Input.................................................................................................................................................17
7.8.
ANALOG AUDIO OUTPUT DATA PATH .......................................................................................................................18
7.8.1. Speaker Output.....................................................................................................................................................18
7.8.2. Headphone Output................................................................................................................................................19
7.8.3. MONO Output......................................................................................................................................................19
7.9.
7.10.
7.10.1.
7.10.2.
7.11.
7.11.1.
7.11.2.
AVC CONTROL..........................................................................................................................................................20
HARDWARE SOUND EFFECTS .....................................................................................................................................21
Equalizer Block................................................................................................................................................21
Pseudo Stereo and Spatial 3D Sound ..............................................................................................................21
I2C CONTROL INTERFACE ..........................................................................................................................................22
Addressing Setting ...........................................................................................................................................22
Complete Data Transfer ..................................................................................................................................22
Hand-Held Multimedia I2S Audio Codec
iii
Track ID: JATR-1076-21 Rev. 1.3
ALC5624
Datasheet
7.12.
7.13.
7.14.
ODD-ADDRESSED REGISTER ACCESS.........................................................................................................................23
POWER MANAGEMENT...............................................................................................................................................23
GPIO AND INTERRUPT ...............................................................................................................................................24
8.
MIXER REGISTERS LIST.............................................................................................................................................25
8.1.
REG-00H: RESET ........................................................................................................................................................25
REG-02H: SPEAKER OUTPUT VOLUME.......................................................................................................................25
REG-04H: HEADPHONE OUTPUT VOLUME .................................................................................................................26
REG-08H: PHONE INPUT/MONO OUTPUT VOLUME...................................................................................................26
REG-0AH: LINE_IN VOLUME ...................................................................................................................................27
REG-0CH: STEREO DAC VOLUME ..........................................................................................................................27
REG-0EH: MIC VOLUME ...........................................................................................................................................27
REG-10H: MIC ROUTING CONTROL...........................................................................................................................28
REG-12H: ADC RECORD GAIN ..................................................................................................................................28
REG-14H: ADC RECORD MIXER CONTROL................................................................................................................29
REG-1CH: OUTPUT MIXER CONTROL ........................................................................................................................29
REG-22H: MICROPHONE CONTROL ............................................................................................................................30
REG-26H: POWER DOWN CONTROL/STATUS..............................................................................................................31
REG-34H: MAIN SERIAL DATA PORT CONTROL (STEREO I2S) ...................................................................................32
REG-3AH: POWER MANAGEMENT ADDITION 1..........................................................................................................33
REG-3CH: POWER MANAGEMENT ADDITION 2..........................................................................................................34
REG-3EH: POWER MANAGEMENT ADDITION 3 ..........................................................................................................35
REG-40H: GENERAL PURPOSE CONTROL REGISTER 1 ................................................................................................36
REG-42H: GENERAL PURPOSE CONTROL REGISTER 2 ................................................................................................37
REG-44H: PLL CONTROL...........................................................................................................................................37
8.2.
8.3.
8.4.
8.5.
8.6.
8.7.
8.8.
8.9.
8.10.
8.11.
8.12.
8.13.
8.14.
8.15.
8.16.
8.17.
8.18.
8.19.
8.20.
8.20.1.
PLL Clock Setting Table for 48K: (Unit: MHz)...............................................................................................38
PLL Clock Setting Table for 44.1K: (Unit: MHz)............................................................................................38
REG-4CH: GPIO PIN CONFIGURATION.......................................................................................................................39
REG-4EH: GPIO PIN POLARITY .................................................................................................................................40
REG-50H: GPIO PIN STICKY......................................................................................................................................41
REG-52H: GPIO PIN WAKE-UP..................................................................................................................................42
REG-54H: GPIO PIN STATUS .....................................................................................................................................43
REG-56H: PIN SHARING .............................................................................................................................................44
REG-58H: OVER-TEMP/CURRENT STATUS .................................................................................................................45
REG-5CH: GPIO_OUTPUT PIN CONTROL...................................................................................................................45
REG-5EH: MISC CONTROL........................................................................................................................................46
REG-60H: STEREO DAC CLOCK CONTROL_1 ............................................................................................................47
REG-62H: STEREO DAC CLOCK CONTROL_2 ............................................................................................................48
REG-68H: PSEUDO STEREO AND SPATIAL EFFECT BLOCK CONTROL .........................................................................49
REG-6AH: INDEX ADDRESS .......................................................................................................................................50
REG-6CH: INDEX DATA .............................................................................................................................................50
REG-6EH: EQ STATUS ...............................................................................................................................................50
INDEX-00H: EQ BAND-0 COEFFICIENT (LP0: A1) ......................................................................................................51
INDEX-01H: EQ BAND-0 GAIN (LP0: HO)..................................................................................................................51
INDEX-02H: EQ BAND-1 COEFFICIENT (BP1: A1)......................................................................................................51
INDEX-03H: EQ BAND-1 COEFFICIENT (BP1: A2)......................................................................................................51
INDEX-04H: EQ BAND-1 GAIN (BP1: HO) .................................................................................................................52
INDEX-05H: EQ BAND-2 COEFFICIENT (BP2: A1)......................................................................................................52
INDEX-06H: EQ BAND-2 COEFFICIENT (BP2: A2)......................................................................................................52
INDEX-07H: EQ BAND-2 GAIN (BP2: HO) .................................................................................................................52
INDEX-08H: EQ BAND-3 COEFFICIENT (BP3: A1)......................................................................................................52
INDEX-09H: EQ BAND-3 COEFFICIENT (BP3: A2)......................................................................................................53
INDEX-0AH: EQ BAND-3 GAIN (BP3: HO).................................................................................................................53
INDEX-0BH: EQ BAND-4 COEFFICIENT (HPF: A1).....................................................................................................53
INDEX-0CH: EQ BAND-4 GAIN (HPF: HO) ................................................................................................................53
8.20.2.
8.21.
8.22.
8.23.
8.24.
8.25.
8.26.
8.27.
8.28.
8.29.
8.30.
8.31.
8.32.
8.33.
8.34.
8.35.
8.36.
8.37.
8.38.
8.39.
8.40.
8.41.
8.42.
8.43.
8.44.
8.45.
8.46.
8.47.
8.48.
Hand-Held Multimedia I2S Audio Codec
iv
Track ID: JATR-1076-21 Rev. 1.3
ALC5624
Datasheet
8.49.
8.50.
8.51.
8.52.
8.53.
8.54.
8.55.
8.56.
8.57.
8.58.
8.59.
8.60.
8.61.
8.62.
INDEX-10H: EQ CONTROL AND STATUS REGISTER ....................................................................................................54
INDEX-11H: EQ INPUT VOLUME CONTROL ................................................................................................................54
INDEX-12H: EQ OUTPUT VOLUME CONTROL.............................................................................................................54
INDEX-20H: AUTO VOLUME CONTROL REGISTER 0...................................................................................................55
INDEX-21H: AUTO VOLUME CONTROL REGISTER 1...................................................................................................55
INDEX-22H: AUTO VOLUME CONTROL REGISTER 2...................................................................................................55
INDEX-23H: AUTO VOLUME CONTROL REGISTER 3...................................................................................................56
INDEX-24H: AUTO VOLUME CONTROL REGISTER 4...................................................................................................56
INDEX-25H: AUTO VOLUME CONTROL REGISTER 5...................................................................................................56
INDEX-39H: DIGITAL INTERNAL REGISTER ................................................................................................................56
INDEX-4AH: CLASS-D TEMPERATURE SENSOR..........................................................................................................57
INDEX-54H: AD_DA_MIXER_INTERNAL REGISTER ..................................................................................................57
REG-7CH: VENDOR ID 1 .........................................................................................................................................58
REG-7EH: VENDOR ID 2 .........................................................................................................................................58
9.
ELECTRICAL CHARACTERISTICS ..........................................................................................................................59
9.1.
DC CHARACTERISTICS...............................................................................................................................................59
9.1.1. Absolute Maximum Ratings..................................................................................................................................59
9.1.2. Recommended Operating Conditions...................................................................................................................59
9.1.3. Static Characteristics ...........................................................................................................................................59
9.2.
9.3.
ANALOG PERFORMANCE CHARACTERISTICS..............................................................................................................60
SIGNAL TIMING..........................................................................................................................................................63
9.3.1. I2C Control Interface............................................................................................................................................63
9.3.2. I2S/PCM Interface Master Mode ..........................................................................................................................64
9.3.3. I2S/PCM Interface Slave Mode.............................................................................................................................65
10.
11.
12.
APPLICATION CIRCUITS .......................................................................................................................................66
MECHANICAL DIMENSIONS.................................................................................................................................67
APPENDIX A: STEREO I2S CLOCK TABLE.........................................................................................................69
12.1.
MASTER/SLAVE MODE ..............................................................................................................................................69
13.
ORDERING INFORMATION...................................................................................................................................70
Hand-Held Multimedia I2S Audio Codec
v
Track ID: JATR-1076-21 Rev. 1.3
ALC5624
Datasheet
List of Tables
TABLE 1. DIGITAL I/O PINS.........................................................................................................................................................7
TABLE 2. ANALOG I/O PINS ........................................................................................................................................................7
TABLE 3. FILTER/REFERENCE .....................................................................................................................................................8
TABLE 4. POWER/GROUND..........................................................................................................................................................8
TABLE 5. POWER SETTING FOR BEST PERFORMANCE..................................................................................................................9
TABLE 6. RESET OPERATION.......................................................................................................................................................9
TABLE 7. POWER-ON RESET VOLTAGE .......................................................................................................................................9
TABLE 8. CLOCK SETTING TABLE FOR 48K (UNIT: MHZ).........................................................................................................10
TABLE 9. CLOCK SETTING TABLE FOR 44.1K (UNIT: MHZ)......................................................................................................11
TABLE 10. ADDRESSING SETTING...............................................................................................................................................22
TABLE 11. WRITE WORD PROTOCOL ........................................................................................................................................23
TABLE 12. READ WORD PROTOCOL..........................................................................................................................................23
TABLE 13. REG-00H: RESET .......................................................................................................................................................25
TABLE 14. REG-02H: SPEAKER OUTPUT VOLUME ......................................................................................................................25
TABLE 15. REG-04H: HEADPHONE OUTPUT VOLUME.................................................................................................................26
TABLE 16. REG-08H: PHONE INPUT / MONO OUTPUT VOLUME.................................................................................................26
TABLE 17. REG-0AH: LINE_IN VOLUME...................................................................................................................................27
TABLE 18. REG-0CH: STEREO DAC VOLUME..........................................................................................................................27
TABLE 19. REG-0EH: MIC VOLUME...........................................................................................................................................27
TABLE 20. REG-10H: MIC ROUTING CONTROL ..........................................................................................................................28
TABLE 21. REG-12H: ADC RECORD GAIN..................................................................................................................................28
TABLE 22. REG-14H: ADC RECORD MIXER CONTROL ...............................................................................................................29
TABLE 23. REG-1CH: OUTPUT MIXER CONTROL........................................................................................................................29
TABLE 24. REG-22H: MICROPHONE CONTROL............................................................................................................................30
TABLE 25. REG-26H: POWER DOWN CONTROL/STATUS .............................................................................................................31
TABLE 26. TRUTH TABLE FOR POWER DOWN MODE (PD=POWER DOWN) ................................................................................31
TABLE 27. REG-34H: MAIN SERIAL DATA PORT CONTROL (STEREO I2S)...................................................................................32
TABLE 28. REG-3AH: POWER MANAGEMENT ADDITION 1 .........................................................................................................33
TABLE 29. REG-3CH: POWER MANAGEMENT ADDITION 2 .........................................................................................................34
TABLE 30. REG-3EH: POWER MANAGEMENT ADDITION 3..........................................................................................................35
TABLE 31. REG-40H: GENERAL PURPOSE CONTROL REGISTER 1 ...............................................................................................36
TABLE 32. REG-42H: GENERAL PURPOSE CONTROL REGISTER 2 ...............................................................................................37
TABLE 33. REG-44H: PLL CONTROL ..........................................................................................................................................37
TABLE 34. PLL CLOCK SETTING TABLE FOR 48K: (UNIT: MHZ) ...............................................................................................38
TABLE 35. PLL CLOCK SETTING TABLE FOR 44.1K: (UNIT: MHZ) ............................................................................................38
TABLE 36. REG-4CH: GPIO PIN CONFIGURATION......................................................................................................................39
TABLE 37. REG-4EH: GPIO PIN POLARITY.................................................................................................................................40
TABLE 38. REG-50H: GPIO PIN STICKY .....................................................................................................................................41
TABLE 39. REG-52H: GPIO PIN WAKE-UP .................................................................................................................................42
TABLE 40. REG-54H: GPIO PIN STATUS.....................................................................................................................................43
TABLE 41. REG-56H: PIN SHARING.............................................................................................................................................44
TABLE 42. REG-58H: OVER-TEMP/CURRENT STATUS ................................................................................................................45
TABLE 43. REG-5CH: GPIO_OUTPUT PIN CONTROL..................................................................................................................45
TABLE 44. REG-5EH: MISC CONTROL .......................................................................................................................................46
TABLE 45. REG-60H: STEREO DAC CLOCK CONTROL_1............................................................................................................47
TABLE 46. REG-62H: STEREO DAC CLOCK CONTROL_2............................................................................................................48
TABLE 47. REG-68H: PSEUDO STEREO AND SPATIAL EFFECT BLOCK CONTROL.........................................................................49
TABLE 48. REG-6AH: INDEX ADDRESS.......................................................................................................................................50
TABLE 49. REG-6CH: INDEX DATA.............................................................................................................................................50
TABLE 50. REG-6EH: EQ STATUS...............................................................................................................................................50
TABLE 51. INDEX-00H: EQ BAND-0 COEFFICIENT (LP0: A1)......................................................................................................51
TABLE 52. INDEX-01H: EQ BAND-0 GAIN (LP0: HO).................................................................................................................51
Hand-Held Multimedia I2S Audio Codec
vi
Track ID: JATR-1076-21 Rev. 1.3
ALC5624
Datasheet
TABLE 53. INDEX-02H: EQ BAND-1 COEFFICIENT (BP1: A1) .....................................................................................................51
TABLE 54. INDEX-03H: EQ BAND-1 COEFFICIENT (BP1: A2) .....................................................................................................51
TABLE 55. INDEX-04H: EQ BAND-1 GAIN (BP1: HO).................................................................................................................52
TABLE 56. INDEX-05H: EQ BAND-2 COEFFICIENT (BP2: A1) .....................................................................................................52
TABLE 57. INDEX-06H: EQ BAND-2 COEFFICIENT (BP2: A2) .....................................................................................................52
TABLE 58. INDEX-07H: EQ BAND-2 GAIN (BP2: HO).................................................................................................................52
TABLE 59. INDEX-08H: EQ BAND-3 COEFFICIENT (BP3: A1) .....................................................................................................52
TABLE 60. INDEX-09H: EQ BAND-3 COEFFICIENT (BP3: A2) .....................................................................................................53
TABLE 61. INDEX-0AH: EQ BAND-3 GAIN (BP3: HO)................................................................................................................53
TABLE 62. INDEX-0BH: EQ BAND-4 COEFFICIENT (HPF: A1) ....................................................................................................53
TABLE 63. INDEX-0CH: EQ BAND-4 GAIN (HPF: HO)................................................................................................................53
TABLE 64. INDEX-10H: EQ CONTROL AND STATUS REGISTER ...................................................................................................54
TABLE 65. INDEX-11H: EQ INPUT VOLUME CONTROL ...............................................................................................................54
TABLE 66. INDEX-12H: EQ OUTPUT VOLUME CONTROL............................................................................................................54
TABLE 67. INDEX-20H: AUTO VOLUME CONTROL REGISTER 0 ..................................................................................................55
TABLE 68. INDEX-21H: AUTO VOLUME CONTROL REGISTER 1 ..................................................................................................55
TABLE 69. INDEX-22H: AUTO VOLUME CONTROL REGISTER 2 ..................................................................................................55
TABLE 70. INDEX-23H: AUTO VOLUME CONTROL REGISTER 3 ..................................................................................................56
TABLE 71. INDEX-24H: AUTO VOLUME CONTROL REGISTER 4 ..................................................................................................56
TABLE 72. INDEX-25H: AUTO VOLUME CONTROL REGISTER 5 ..................................................................................................56
TABLE 73. INDEX-39H: DIGITAL INTERNAL REGISTER................................................................................................................56
TABLE 74. INDEX-4AH: CLASS-D TEMPERATURE SENSOR .........................................................................................................57
TABLE 75. INDEX-54H: AD_DA_MIXER_INTERNAL REGISTER .................................................................................................57
TABLE 76. REG-7CH: VENDOR ID 1.........................................................................................................................................58
TABLE 77. REG-7EH: VENDOR ID 2.........................................................................................................................................58
TABLE 78. ABSOLUTE MAXIMUM RATINGS................................................................................................................................59
TABLE 79. RECOMMENDED OPERATING CONDITIONS.................................................................................................................59
TABLE 80. STATIC CHARACTERISTICS ........................................................................................................................................59
TABLE 81. ANALOG PERFORMANCE CHARACTERISTICS .............................................................................................................60
TABLE 82. I2C TIMING ................................................................................................................................................................63
TABLE 83. TIMING OF I2S/PCM MASTER MODE.........................................................................................................................64
TABLE 84. I2S/PCM SLAVE MODE TIMING.................................................................................................................................65
TABLE 85. ORDERING INFORMATION..........................................................................................................................................70
Hand-Held Multimedia I2S Audio Codec
vii
Track ID: JATR-1076-21 Rev. 1.3
ALC5624
Datasheet
List of Figures
FIGURE 1. BLOCK DIAGRAM .......................................................................................................................................................4
FIGURE 2. AUDIO MIXER PATH ...................................................................................................................................................5
FIGURE 3. PIN ASSIGNMENTS ......................................................................................................................................................6
FIGURE 4. PCM MONO DATA MODE A FORMAT (BCLK_POLARITY=0)...................................................................................12
FIGURE 5. PCM MONO DATA MODE A FORMAT (BCLK_POLARITY=1)...................................................................................12
FIGURE 6. PCM MONO DATA MODE B FORMAT (BCLK_POLARITY=0) ...................................................................................13
FIGURE 7. PCM STEREO DATA MODE A FORMAT (BCLK_POLARITY=0)...................................................................................13
FIGURE 8. PCM STEREO DATA MODE B FORMAT (BCLK_POLARITY=0)...................................................................................13
FIGURE 9. I2S DATA FORMAT (BCLK_POLARITY=0)..................................................................................................................14
FIGURE 10. LEFT-JUSTIFIED DATA FORMAT (BCLK_POLARITY=0) .............................................................................................14
FIGURE 11. RIGHT-JUSTIFIED DATA FORMAT (BCLK_POLARITY=0) ...........................................................................................14
FIGURE 12. AUTO VOLUME CONTROL BLOCK DIAGRAM............................................................................................................20
FIGURE 13. DATA TRANSFER OVER I2C CONTROL INTERFACE ...................................................................................................22
FIGURE 14. GPIO IMPLEMENTATION ..........................................................................................................................................24
FIGURE 15. POWER CONTROL TO MIC INPUT .............................................................................................................................36
FIGURE 16. GPIO AND IRQ LOGIC .............................................................................................................................................44
FIGURE 17. JACK-INSERT-DETECT PULL UP RESISTOR IMPLEMENTED VIA AN EXTERNAL CIRCUIT ...........................................46
FIGURE 18. I2C CONTROL INTERFACE.........................................................................................................................................63
FIGURE 19. TIMING OF I2S/PCM MASTER MODE........................................................................................................................64
FIGURE 20. I2S/PCM SLAVE MODE TIMING ...............................................................................................................................65
Hand-Held Multimedia I2S Audio Codec
viii
Track ID: JATR-1076-21 Rev. 1.3
ALC5624
Datasheet
1. General Description
The ALC5624 is a highly-integrated I2S/PCM interface audio codec with multiple input/output ports and
is designed for mobile computing and communications. It provides a stereo DAC for playback, and a
stereo ADC for recording via the I2S/PCM interface.
Stereo audio functions are supported via the I2S/PCM configurable interface. To reduce component count,
the device can connect directly to:
• MONO or stereo differential analog inputs
• Stereo headphone
• Single-ended or BTL MONO output
• MONO or Stereo Bridge-Tied Load (BTL) speaker
Multiple analog input and output pins are provided for seamless integration with analog connected
wireless communication devices. Differential input/output connections efficiently reduce noise
interference, providing better sound quality. Class-AB or Class-D amplifiers are easily swapped via
simple register configuration, and the 1.7 Watt speaker removes the need for an additional amplifier,
further cutting both cost and required board area. Additionally, a flexible hardware 5-band equalizer with
configurable gain, bandwidth, and center frequency, and enriches the sound experience.
ALC5624 Digital power operates at supply voltages from 1.8V to 3.6V. Analog power operates from
2.3V to 3.6V, and Speaker power operates from 2.3V to 5V. To extend battery life, each section of the
device can be powered down individually under software control. Leakage current in maximum power
saving state is less than 10µA.
The ALC5624 is available in a 7x7mm ‘Green’ QFN package, making it ideal for use in handheld
portable systems.
Hand-Held Multimedia I2S Audio Codec
1
Track ID: JATR-1076-21 Rev. 1.3
ALC5624
Datasheet
2. Features
High Performance I2S Codec
16-bit stereo DAC SNR 90dB, THD+N -85dB
16-bit stereo ADC SNR 85dB, THD+N -80dB
One analog stereo input (LINE-IN)
One analog MONO single-ended or differential input (PHONE and PHONEN input)
Stereo, single-ended MONO, or differential analog microphone inputs, with boost pre-amplifiers
(+20/+30/+40dB)
BTL (Bridge-Tied Load) Max. output with on-chip 1.7W speaker driver (SPKVDD=5V, 8Ω load,
10% THD+N)
Stereo headphone output with on-chip 45mW headphone driver (HPVDD=3.3V, 16Ω load)
25mW SE or 75mW BTL MONO output support (AVDD=3.3V, 32Ω load)
Microphone switch detection
Power management and enhanced power saving
Supports digital 5-band equalizer (EQ)
Supports digital spatial sound and pseudo stereo effect
Supports pop noise suppression
Internal PLL can receive wide range of clock input (Digital IO power > 1.8V)
Digital power supplies from 1.8V to 3.6V, speaker amplifier power supplies from 2.3V to 5V
Analog power and headphone power supplies from 2.3V to 3.6V
7x7mm 48-pin QFN package
Hand-Held Multimedia I2S Audio Codec
2
Track ID: JATR-1076-21 Rev. 1.3
ALC5624
Datasheet
3. System Applications
Tablet PC system/Ultra-Mobile PC (UMPC)
GPS/Personal Navigation Device (PND) or Multi-Media phone
PDA Phone/Smartphone
Personal Media Player (PMP)
Hand-Held Multimedia I2S Audio Codec
3
Track ID: JATR-1076-21 Rev. 1.3
ALC5624
Datasheet
4. Function Block Diagram
4.1. Function Block
ALC5624
MONO +
MONO -
MONO_ OUT
MONO_OUTN
LINE_IN_L
LINE_IN_R
PHONE
ADCL
ADCR
DACL
DACR
Input
Mixer
SRC
PHONEN
AVC
45mW HPL
45mW HPR
HP_ OUT_L
HP_ OUT_R
Output Mixer
MIC1
MIC1N
MIC2
MIC
Boost
MIC2N
1.7W BTL
SPKL+ /
SPKL-
SPK_OUT_L
MICBIAS
MICBIAS2
MICBIAS
SPK_OUT_LN
EQ/3D
Control
GPIO1
SPK_OUT_R
1.7W BTL
SPKR+ /
SPKR-
GPIO2 /IRQOUT
GPIO3
GPIO
SPK_OUT_RN
GPIO4
GPIO5
VREFOUT
NC
Clock
( PLL)
I2S Interface
I2C
SCL
SDA
Figure 1. Block Diagram
Hand-Held Multimedia I2S Audio Codec
4
Track ID: JATR-1076-21 Rev. 1.3
ALC5624
Datasheet
4.2. Audio Mixer Path
Figure 2. Audio Mixer Path
Hand-Held Multimedia I2S Audo Codec
5
Track ID: JATR-1076-21 Rev. 1.3
ALC5624
Datasheet
5. Pin Assignments
Figure 3. Pin Assignments
5.1. Package and Version Identification
‘Green’ package is indicated by a ‘G’ in the location marked ‘T’ in Figure 3.
Hand-Held Multimedia I2S Audio Codec
6
Track ID: JATR-1076-21 Rev. 1.3
ALC5624
Datasheet
6. Pin Descriptions
6.1. Digital I/O Pins
Table 1. Digital I/O Pins
Name
Type Pin Description
Characteristic Definition
Schmitt trigger
MCLK
EXTCLK
SDAC
BCLK
I
O
I
2
3
5
6
Master Clock Input
External Reference Clock Output
Stereo I2S/PCM DAC Data Input
Stereo I2S/PCM Bit Clock
Schmitt trigger
Schmitt trigger
IO
Master: VOL=0.1*DVDD, VOH=0.9*DVDD
Slave: Schmitt trigger
VOL=0.1*DVDD, VOH =0.9*DVDD
Master: VOL=0.1*DVDD, VOH=0.9*DVDD
Slave: Schmitt trigger
Schmitt trigger
SADC
O
8
Stereo I2S/PCM ADC Data Output
Stereo I2S/PCM DAC Synchronous
Signal
SDALRCK
IO
10
RESET#
I
11
12
H/W Reset Input (Low Active)
Stereo I2S/PCM ADC Synchronous
Signal
SADLRCK
IO
Master: VOL=0.1*DVDD, VOH=0.9*DVDD
Slave: Schmitt trigger
Schmitt trigger
SCL
I
13
14
15
44
45
I2C Clock
SDA
IO
-
I2C Data
Schmitt trigger
NC
Not Connected
Not Connected
GPIO1
GPIO2/
IRQOUT
GPIO3
GPIO4
GPIO5
IO
IO
General Purpose Input and Output 1
General Purpose Input and Output 2/
Interrupt Output
GPIO: Input / Output
GPIO: Input/Output
IRQOUT: Output
IO
IO
IO
46
47
48
General Purpose Input and Output 3
General Purpose Input and Output 4
General Purpose Input and Output 5
GPIO: Input/Output
GPIO: Input/Output
GPIO: Input/Output
Total: 16 Pins
6.2. Analog I/O Pins
Table 2. Analog I/O Pins
Name
Type Pin Description
Characteristic Definition
Analog Input (1Vrms)
Analog Input (1Vrms)
Analog Input (1Vrms)
Analog Input (1Vrms)
Analog Input (1Vrms)
Analog Input (1Vrms)
Analog Input (1Vrms)
Analog Input (1Vrms)
Analog Output (1Vrms)
Analog Output (1Vrms)
Analog Output (1Vrms)
PHONEP
PHONEN
MIC1P
I
I
19 Phone Positive Input
20 Phone Negative Input
I
21 First Mic Positive Input
22 First Mic Negative Input
29 Second Mic Positive Input
30 Second Mic Negative Input
23 Line Input Left Channel
24 Line Input Right Channel
31 Positive MONO Output
32 Negative MONO Output
39 Headphone Output Left Channel
MIC1N
I
MIC2P
I
MIC2N
I
LINE_IN_L
LINE_IN_R
MONO_OUT
MONO_OUTN
HP_OUT_L
I
I
O
O
O
Hand-Held Multimedia I2S Audio Codec
7
Track ID: JATR-1076-21 Rev. 1.3
ALC5624
Datasheet
Name
Type Pin Description
Characteristic Definition
HP_OUT_R
SPK_OUT_L
SPK_OUT_LN
SPK_OUT_R
SPK_OUT_RN
O
O
O
O
O
41 Headphone Output Right Channel
35 Speaker Output Left Channel
33 Negative Speaker Output Left Channel Analog Output (1.3Vrms, SPKVDD = 4.2V)
36 Speaker Output Right Channel Analog Output (1.3Vrms, SPKVDD = 4.2V)
Analog Output (1Vrms)
Analog Output (1.3Vrms, SPKVDD = 4.2V)
37 Negative Speaker Output Right Channel Analog Output (1.3Vrms, SPKVDD = 4.2V)
Total: 16 Pins
6.3. Filter/Reference
Table 3. Filter/Reference
Name
Type
O
Pin Description
Characteristic Definition
MICBIAS2
MICBIAS
VREF
16
28
27
MIC BIAS Voltage Output 2
MIC BIAS Voltage Output
Internal Reference Voltage
Programmable Analog DC Output with 3mA drive
Programmable Analog DC Output with 3mA drive
4.7µF capacitor to analog ground
Total: 3 Pins
O
O
6.4. Power/Ground
Table 4. Power/Ground
Name
Type
P
Pin Description
Characteristic Definition
DVDD1
DGND1
DGND2
DVDD2
AVDD2
AGND3
AVDD1
AGND1
SPKGND
SPKVDD
1
4
Digital VDD
1.8V~3.6V (IO)
P
Digital GND
-
P
7
Digital GND
-
P
9
Digital VDD
1.8V~3.6V (Core)
P
17
18
25
26
34
38
Analog VDD
2.3V~3.6V
P
Analog GND
-
P
Analog VDD
2.3V~3.6V
P
Analog GND
-
P
Analog GND for Speaker Amps
Analog VDD for Speaker Amps
-
P
3.0V~5V (for ohm loading)
2.3V~5V (for ohm loading)
HPGND
P
P
P
P
40
42
43
49
Analog GND for Headphone Amps
Analog GND
-
AGND2
-
HPVDD
Analog VDD for Headphone Amps
Thermal Pad
2.3V~3.6V
-
Exposed_GND
Must be Connected to System GND
Total: 14 Pins
Note1: DVDD1 ≧ DVDD2, SPKVDD ≧ AVDD1 = AVDD2, HPVDD ≧ AVDD1 = AVDD2 ≧ DVDD2.
Note2: SPDVDD connect 10µF Capacitor to SPKGND is required.
Note3: The Thermal pad must be connected to system ground.
Hand-Held Multimedia I2S Audio Codec
8
Track ID: JATR-1076-21 Rev. 1.3
ALC5624
Datasheet
7. Functional Description
7.1. Power
The ALC5624 has many power blocks. SPKVDD operates between 2.3V and 5V. HPVDD, AVDD2, and
AVDD1 operate between 2.3V and 3.6V. DVDD1 and DVDD2 operate between 1.8V and 3.6V. The
power supply limit condition are DVDD1≥DVDD2, SPKVDD≥AVDD1=AVDD2, HPVDD≥AVDD1=
AVDD2≥DVDD2.
Table 5. Power Setting for Best Performance
Power
DVDD1
DVDD2
HPVDD
AVDD2
AVDD1
SPKVDD
Setting
3.3V
1.8V
3.3V
3.3V
3.3V
4.2V
7.2. Reset
There are 3 types of reset operation: Power-On Reset (POR), Cold, and Register reset.
Table 6. Reset Operation
Reset Type
Trigger Condition
CODEC Response
POR
Monitor digital power supply voltage reach Reset all hardware logic and all registers to default
VPOR
values.
Cold Reset
Assert RESET# for a specified period
Reset all hardware logic and all registers to default
values except some specify control registers and logic.
Register Reset
Write Reg-00h
Reset all registers to default values except some specify
control registers and logic.
7.2.1.
Power-On Reset (POR)
When powered on, DVDD2 passes through the VPOR band of the ALC5624 (VPOR_ON ~VPOR_OFF). A
Power-On Reset (POR) will generate an internal reset signal (POR reset ‘LOW’) to reset the whole chip.
Table 7. Power-On Reset Voltage
Symbol
VPOR_ON
VPOR_OFF
Min
1.0
-
Typical
Max
1.6
-
Unit
V
-
1.3
V
Note: VPOR_OFF must be below VPOR_ON
.
Hand-Held Multimedia I2S Audio Codec
9
Track ID: JATR-1076-21 Rev. 1.3
ALC5624
Datasheet
7.3. Clocking
The Stereo_SYSCLK can be selected from MCLK or PLL. This means MCLK is always provided
externally, and the driver should arrange the clock of each block and setup each divider.
EXTCLK can be output by setting Extclk_out_en =1 & pow_extclk=1. The output frequency is
determined by MCLK and the setting of Extclk_out_sel.
7.3.1.
Phase-Locked Loop
A Phase-Locked Loop (PLL) is used to provide a flexible input clock from 2.048MHz to 40MHz. The
source of the PLL can be set to MCLK or BCLK by setting pll_sour_sel.
The driver can set up the PLL to output a frequency close to the SYSCLK.
The PLL transmit formula is:
FOUT = (MCLK * (N+2)) / ((M+2) * (K+2)) {Typical K=2}
Table 8. Clock Setting Table for 48K (Unit: MHz)
MCLK
13
N
M
7
FVCO
98.222
98.304
98.304
98.304
98.4
K
2
2
2
2
2
2
2
2
2
FOUT
24.555
24.576
24.576
24.576
24.6
66
78
94
70
80
81
78
80
78
3.6864
2.048
4.096
12
1
0
1
8
15.36
16
11
11
14
14
98.068
98.462
98.4
24.517
24.615
24.6
19.2
19.68
98.4
24.6
Hand-Held Multimedia I2S Audio Codec
10
Track ID: JATR-1076-21 Rev. 1.3
ALC5624
Datasheet
Table 9. Clock Setting Table for 44.1K (Unit: MHz)
MCLK
13
N
M
8
FVCO
91
K
2
2
2
2
2
2
2
2
2
FOUT
68
72
86
64
66
63
66
64
67
22.75
3.6864
2.048
4.096
12
1
90.931
90.112
90.112
90.667
90.764
90.667
90.514
90.528
22.733
22.528
22.528
22.667
22.691
22.667
22.629
22.632
0
1
7
15.36
16
9
10
12
13
19.2
19.68
After a Cold Reset, PLL related Registers are reset to default values, however, they are not reset to
default values after a soft-reset (write Reg00). Firmware should not power down the PLL when the PLL
output is used as Stereo_SYSCLK.
7.3.2.
I2C and Stereo I2S
The ALC5624 supports I2C for the digital control interface, and I2S/PCM for the digital data interface.
The I2S/PCM audio digital interface is used to input data to a stereo DAC or output data from a stereo
ADC. The I2S/PCM Audio Digital Interface can be configured to Master mode or Slave mode. For the
Stereo I2S Interface, the source clock is always input from MCLK.
Master Mode
In master mode BCLK/SDALRCK/SADLRCK are configured as output. When PLL is disabled and
sel_sysclk=0, MCLK is used as Stereo SYSCLK. When PLL is enabled, MCLK is suggested to provide
13MHz, and PLL should be configured to support 44.1K and 48K base sampling rates. The driver should
set each divider (Reg60 & Reg62) to arrange the clock distribution. Refer to section 12 Appendix A:
Stereo I2S Clock Table, page 69 for details.
Note: The ALC5624 supports different sample rates between SDALRCK and SADLRCK in Master mode.
Slave Mode
In slave mode BCLK/SDALRCK are configured as input. MCLK should provide the BCLK synchronized
clock externally. Stereo_SYSCLK and the driver should set each divider to arrange the clock distribution.
Refer to section 12 Appendix A: Stereo I2S Clock Table, page 69, for details.
Note: In Slave mode, the ALC5624 does NOT support different sample rates between SDALRCK and
SADLRCK. Only SDALRCK is used in slave mode.
Hand-Held Multimedia I2S Audio Codec
11
Track ID: JATR-1076-21 Rev. 1.3
ALC5624
Datasheet
7.4. Digital Data Interface
7.4.1.
Stereo I2S/PCM Interface
The stereo I2S/PCM interface can be configured as Master mode or Slave mode. Four audio data formats
are supported:
• PCM mode
• Left justified mode
• Right justified mode
• I2S mode
Figure 4. PCM MONO Data Mode A Format (bclk_polarity=0)
Figure 5. PCM MONO Data Mode A Format (bclk_polarity=1)
Hand-Held Multimedia I2S Audio Codec
12
Track ID: JATR-1076-21 Rev. 1.3
ALC5624
Datasheet
Figure 6. PCM MONO Data Mode B Format (bclk_polarity=0)
Figure 7. PCM Stereo Data Mode A Format (bclk_polarity=0)
Figure 8. PCM Stereo Data Mode B Format (bclk_polarity=0)
Hand-Held Multimedia I2S Audio Codec
13
Track ID: JATR-1076-21 Rev. 1.3
ALC5624
Datasheet
Figure 9. I2S Data Format (bclk_polarity=0)
Figure 10. Left-Justified Data Format (bclk_polarity=0)
Figure 11. Right-Justified Data Format (bclk_polarity=0)
Hand-Held Multimedia I2S Audio Codec
14
Track ID: JATR-1076-21 Rev. 1.3
ALC5624
Datasheet
7.5. Audio Data Path
7.5.1.
Stereo ADC
The stereo ADC is used for recording stereo sound. The sample rate of the stereo ADC is independent of
the stereo DAC sample rate. In order to save power, the left and right ADC can be powered down
separately by setting Reg3C [6], [7].
The volume control of the stereo ADC is set via Reg12[11:7][4:0].
7.5.2.
Stereo DAC
The stereo DAC can be configured to different sample rate by setting the stereo I2S clock divider
(Reg60).
Reg0C[12:8][4:0] can be used to control the volume of DAC output.
7.6. Mixers
The ALC5624 supports four mixers for all audio function requirements:
• Headphone mixer for 2 channels
• MONO mixer
• Speaker mixer
• ADC record mixer
7.6.1.
Headphone Mixer
The headphone mixer is used to drive stereo output, including HP_OUT_L/R, SPK_OUT_L/R
(SPK_OUT_LN/RN) and MONO_OUT (MONO_OUTN). The output of the headphone mixer can be
input to the ADC record mixer.
The following signals can be mixed into the headphone mixer:
• LINE-IN_L/R (Controlled by Reg0A)
• PHONEP/N (Controlled by Reg08)
• MIC1P/N and MIC2P/N (Controlled by Reg22 & Reg10)
• Stereo DAC output (Controlled by Reg0C)
• ADC record mixer output (Controlled by Reg12 & Reg14).
Note: The headphone mixer can be powered down by setting Reg3C[5][4].
Hand-Held Multimedia I2S Audio Codec
15
Track ID: JATR-1076-21 Rev. 1.3
ALC5624
Datasheet
7.6.2.
MONO Mixer
The MONO mixer is used to drive MONO_OUT (MONO_OUTN) and SPK_OUT_L/R
(SPK_OUT_LN/RN). The output of the MONO mixer can be input to the ADC record mixer. The output
of the MONO mixer is two channels with the same signal.
The following signals can be mixed into the MONO mixer:
• LINE-IN_L/R (Controlled by Reg0A)
• MIC1P/N and MIC2P/N (Controlled by Reg22 & Reg10)
• Stereo DAC output (Controlled by Reg0C)
• ADC record mixer output (Controlled by Reg12 & Reg14).
Note: The MONO mixer can be powered down by setting Reg3C[2].
7.6.3.
Speaker Mixer
The speaker mixer is the same as the MONO mixer and is used to drive MONO_OUT (MONO_OUTN)
and SPK_OUT_L/R (SPK_OUT_LN/RN). The output of the speaker mixer can be input to the ADC
record mixer. The output of the speaker mixer is two channels with the same signal.
The following signals can be mixed into the speaker mixer:
• LINE-IN_L/R (Controlled by Reg0A)
• PHONEP/N (Controlled by Reg08)
• MIC1P/N and MIC2P/N (Controlled by Reg22 & Reg10)
• Stereo DAC output (Controlled by Reg0C)
Note: The speaker mixer can be powered down by setting Reg3C[3].
7.6.4.
ADC Record Mixer
The ADC record mixer is used to mix analog signals as input to the Stereo ADC for recording. Output of
the ADC record mixer can be input to the headphone mixer, MONO mixer, and speaker mixer.
The following signals can be mixed into the ADC record mixer:
• LINE-IN_L/R (Controlled by Reg0A)
• PHONEP/N (Controlled by Reg08)
• MIC1P/N and MIC2P/N (Controlled by Reg22 & Reg10)
• Headphone mixer output
• MONO mixer output
• Speaker mixer output
Note: The ADC record mixer can be powered down by setting Reg3C[1][0].
Hand-Held Multimedia I2S Audio Codec
16
Track ID: JATR-1076-21 Rev. 1.3
ALC5624
Datasheet
7.7. Analog Audio Input Path
The ALC5624 supports four Analog Audio Input paths:
• Line_IN_L/R
• PHONEP/N
• MIC1
• MIC2
7.7.1.
Line Input
Line_In_L and Line_In_R provide 2-channel stereo single-ended input that can be mixed into the MONO
mixer, Headphone mixer, Speaker mixer, or the ADC record mixer.
The Line_In_L/R volume and mute are controlled by Reg0A. Reg3E[7:6] can be used to power down the
Line_In volume control.
7.7.2.
Phone Input
PHONEP/N provides one-channel MONO differential or single-ended input configured by Reg08[13]
that can be mixed into the ADC record mixer, or any analog output mixer except for the MONO mixer.
PHONEP is main input when differential mode is disabled.
The PHONEP/N volume and mute are controlled by Reg08.
Reg3E[5:4] can be used to power down PHONEP/N volume control and mixer.
7.7.3.
Microphone Input
MIC1P/N and MIC2P/N provide two-channel stereo differential or single-ended input via Reg10[12], [4],
that can be mixed into the ADC record mixer, or any analog output mixer. MIC1P and MIC2P are main
inputs when differential mode is disabled.
The ALC5624 Microphone input boost provides 20/30/40dB boost, set by Reg22[11:10] (for MIC1), and
by Reg22[9:8] (for MIC2). The MIC1/2 volume and mute are controlled by Reg0E.
For detailed power management of MIC1/2, Reg3E[3][2] can be used to power down the MIC1/2 volume
control. Reg3E[1][0] can be used to power down MIC1/2 boost.
Hand-Held Multimedia I2S Audio Codec
17
Track ID: JATR-1076-21 Rev. 1.3
ALC5624
Datasheet
7.8. Analog Audio Output Data Path
The ALC5624 supports three Analog Audio output paths:
• SPK_OUT_L/R
• HP_OUT_L/R
• MONO_OUT
7.8.1.
Speaker Output
SPK_OUT_L/R provides two-channel differential output.
The SPK_OUT_L source is set in Reg1C[15:14]. Sources are shown below:
• Vmid
• Headphone left mixer
• Speaker mixer
• MONO mixer
The SPK_OUT_R source is set in Reg1C[12:11]. Sources are shown below:
• Vmid
• Headphone right mixer
• Speaker mixer
• MONO mixer
The ALC5624 speaker supports Class-AB and Class-D type amplifiers (set in Reg1C[13]:spk_out_sel).
As the voltage of SPKVDD is usually higher than AVDD, the driver should set the Class-AB Vmid ratio
in Reg40[5:3], and the Class-D Vmid ratio in Reg40[7:6] in order to extend the output level.
In Class-AB mode, for L+R MONO speaker solutions, SPK_OUT_R can select a different signal source
(SPKR Volume output or SPKL Volume output by Reg1C[14]) but SPK_OUT_RN only outputs SPKR
Volume Negative Output.
The SPK_OUT_L/R volume and mute are controlled by Reg02. Reg3E[13:12] and Reg3E[9:8] can be
used to power down SPK output. Reg3C[14]: pow_clsab is used to power down Class-AB output.
SPK_OUT_L/R supports the zero-cross detect function (enabled at Reg02[6][14]: sp_l_dezero/
sp_r_dezero).
Hand-Held Multimedia I2S Audio Codec
18
Track ID: JATR-1076-21 Rev. 1.3
ALC5624
Datasheet
7.8.2.
Headphone Output
HP_OUT_L/R provides two-channel single-ended output. The HP_OUT_L/R source is set in
Reg1C[9][8]. Sources are shown below:
• Vmid
• Headphone mixer
The HP_OUT_L/R volume and mute are controlled by Reg04.
Reg3E[11]: pow_hp_l_vol and Reg3E[10]: pow_hp_r_vol can be used to power down the volume of HP
output.
HP_OUT supports the zero-cross detect function (enabled at Reg04[14][6]:hp_l_dezero/ hp_r_dezero).
7.8.3.
MONO Output
MONO_OUT provide one-channel differential or single-ended output configured by Reg08[15]. The
MONO_OUT source is set in Reg1C[7:6]. Sources are shown below:
• Vmid
• Headphone mixer (L+R)
• Speaker mixer
• MONO mixer
The MONO_OUT volume and mute are controlled by Reg08.
Reg3E[14]: pow_MONO_out_vol can be used to power down the volume of MONO_OUT.
MONO_OUT supports the zero-cross detect function (enabled at Reg08[6]:MONO_dezero).
Hand-Held Multimedia I2S Audio Codec
19
Track ID: JATR-1076-21 Rev. 1.3
ALC5624
Datasheet
7.9. AVC Control
The Automatic Volume Control (AVC) function dynamically adjusts the input signal quantized by the
ADC to an expected sound level by setting THmax and THmin.
When the average level of input signal is higher than THmax, the AVC will decrease the selected analog
gain to attenuate the quantized Pulse Code Modulation (PCM) signal to a lower amplitude than THmax.
When the average level of input signal is lower than THmin, the AVC will increase the selected analog
gain to amplify the input signal. The quantized Pulse Code Modulation (PCM) signal is then set higher
than THmin. The quantized PCM has an average level between THmin and THmax.
The AVC reference source channel and target channel can be individually set by Index20[0] and
Reg5E[13:12].
The AVC architecture is shown in Figure 12 below:
Figure 12. Auto Volume Control Block Diagram
Hand-Held Multimedia I2S Audio Codec
20
Track ID: JATR-1076-21 Rev. 1.3
ALC5624
Datasheet
7.10. Hardware Sound Effects
The Sound Effect block is composed of Pseudo Stereo, Spatial 3D, and Equalizer blocks. The Pseudo
Stereo block is used to convert a MONO source into virtualized stereo output. The Spatial 3D block is a
surround sound generator with adjustable amplitude (Gain) and surround depth (Ratio). The Equalizer
block can be used to compensate for speaker response, or to make environment sound effects, e.g., ‘Pub’,
‘Live’, ‘Rock’,… etc..
7.10.1. Equalizer Block
The Equalizer block cascades 5 bands of equalizer to compensate for speaker response and to emulate
environment sound. One high-pass filter cascaded in the front end is used to drop low frequency tone,
which has a larger amplitude and may damage a mini speaker.
The high-pass filter can also be used to adjust Treble strength with gain control. A low-pass filter with
gain control can adjust the Bass strength. Three bands of bi-quad bandpass filters are used to emulate
environment sounds.
To avoid PCM sample saturation, the digital volume control has up to 18dB of attenuation before the
equalizer. A 0~+18dB digital gain after the equalizer is used to correct PCM output to a suitable level.
7.10.2. Pseudo Stereo and Spatial 3D Sound
There are two spatial effects in post-processing; the Pseudo-Stereo Effect + Spatial Effect, and the Stereo
Expansion Effect. The Pseudo-Stereo Effect + Spatial Effect converts a MONO signal to a stereo signal
by changing the phase and amplitude of the original signal followed by enhancing the spatial effect. The
Stereo Expansion Effect enhances the spatial effect when the input signal is Stereo.
Hand-Held Multimedia I2S Audio Codec
21
Track ID: JATR-1076-21 Rev. 1.3
ALC5624
Datasheet
7.11. I2C Control Interface
I2C is a 2-wire half-duplex serial communication interface, supporting only slave mode. The host must
support MCLK during register access.
7.11.1. Addressing Setting
Table 10. Addressing Setting
(MSB)
BIT
(LSB)
R/W
0
0
1
1
0
0
0
7.11.2. Complete Data Transfer
Data Transfer over I2C Control Interface
Figure 13. Data Transfer Over I2C Control Interface
Hand-Held Multimedia I2S Audio Codec
22
Track ID: JATR-1076-21 Rev. 1.3
ALC5624
Datasheet
Write WORD Protocol
Read WORD Protocol
Table 11. Write WORD Protocol
Table 12. Read WORD Protocol
1
7
1
1
8
1
7
1
8
1
8
1
1
S
Device Address Wr
A
Register Address
A
S
Device Address Rd
A
Data Byte High
A
Data Byte Low
NA
P
S: Start Condition
Slave Address: 7-bit Device Address
Wr: 0 for Write Command
A: 0 for ACK, 1 for NACK
Data Byte: 16-bit Mixer data
ꢀ: Master-to-Slave
Rd: 1 for Read Command
ꢀ: Slave-to-Master
Command Code: 8-bit Register Address
7.12. Odd-Addressed Register Access
The ALC5624 will return ‘0000h’ when odd-addressed and unimplemented registers are read.
7.13. Power Management
The ALC5624 supports a grouped power down control register (Reg26). More detailed Power
Management control is supported in Reg 3A, 3C, and 3E. Each particular block will only be active when
both Reg26 and Reg3A/3C/3E are set to ‘Enable’.
Hand-Held Multimedia I2S Audio Codec
23
Track ID: JATR-1076-21 Rev. 1.3
ALC5624
Datasheet
7.14. GPIO and Interrupt
The ALC5624 supports up to five GPIOs. Each GPIO can be configured as Input/Output by Reg4C.
When GPIOs are configured as Input, the status will be indicated in Reg54. When GPIOs are configured
as Output, Reg5C is used to drive GPIOs to High (1b) or Low (0b). The status can be read in Reg54.
Interrupt request (IRQ) can be configured as:
• Sticky by setting Reg50
• Changed polarity by setting Reg4E
• Wake-up by setting Reg52
The driver can write each bit of Reg54=1 to clear each IRQ status flag.
GPIO pin2 can be configured and pin-shared with IRQ_Output by setting Reg56.
Figure 14. GPIO Implementation
There are some internal events (over-temperature, MICBIAS short detect) where GPIOs can be an
interrupt source. GPIO Internal event application is located in Reg4C, Reg4E, Reg50, Reg52, and Reg54.
Hand-Held Multimedia I2S Audio Codec
24
Track ID: JATR-1076-21 Rev. 1.3
ALC5624
Datasheet
8. Mixer Registers List
Accessing odd numbered registers, or reading unimplemented registers, will return a 0.
8.1. Reg-00h: Reset
Default: 59B4h
Table 13. Reg-00h: Reset
Name
Bits
Read/Write Reset State Description
Reserved
15
R
R
R
R
R
R
R
R
R
R
R
R
0’h
16’h
0’h
1’h
1’h
0’h
1’h
1’h
0’h
1’h
0’h
0’h
Reserved. Read as 0
REG-00_b14_b10 14:10
SE[4:0]=10110b
REG-00_b9
REG-00_b8
REG-00_b7
REG-00_b6
REG-00_b5
REG-00_b4
Reserved
9
8
7
6
5
4
3
2
1
0
No Support for 20-Bit ADC
Supports 16-Bit ADC
Supports 16-Bit DAC
No Support for 18-Bit DAC
Support for Loudness
Headphone Output Support
Reserved
REG-00_b2
Reserved
Supports EQ Control
Reserved. Read as 0
REG-00_b0
Dedicated MIC PCM Input is Not Supported.
Note: Writes to this register will reset all registers to their default values except PLL related Register. The written data
will be ignored.
8.2. Reg-02h: Speaker Output Volume
Default: 8080h
Table 14. Reg-02h: Speaker Output Volume
Name
Bits
Read/Write Reset State Description
sp_l_mute
15
RW
RW
1’h
0’h
Mute Left Control
0: On
1: Mute Left Channel (-∞dB)
sp_l_dezero
14
Left Zero-Cross Detector Control
0: Disable 1: Enable
Reserved
sp_l_vol
sp_r_mute
13
12:8
7
R
0’h
0’h
1’h
Reserved. Read as 0
RW
RW
Speaker Output Left Volume (SPKL[4:0]) in 1.5dB Steps
Mute Right Control
0: On
Right Zero-Cross Detector Control
0: Disable 1: Enable
1: Mute Right Channel (-∞dB)
sp_r_dezero
6
RW
0’h
Reserved
sp_r_vol
5
R
0’h
0’h
Reserved. Read as 0
4:0
RW
Speaker Output Right Volume (SPKR[4:0]) in 1.5dB Steps
1Fh: 46.5dB attenuation
Note: For SPKR/SPKL, 00h: 0dB attenuation
Hand-Held Multimedia I2S Audio Codec
25
Track ID: JATR-1076-21 Rev. 1.3
ALC5624
Datasheet
8.3. Reg-04h: Headphone Output Volume
Default: 8080h
Table 15. Reg-04h: Headphone Output Volume
Name
Bits Read/Write Reset State Description
hp_l_mute
15
RW
RW
1’h
0’h
Mute Left Control
0: On
1: Mute Left Channel (-∞dB)
hp_l_dezero
14
Left Zero-Cross Detector Control
0: Disable
1: Enable
Reserved
hp_l_vol
hp_r_mute
13
12:8
7
R
0’h
0’h
1’h
Reserved. Read as 0
RW
RW
Headphone Output Left Volume (HPL[4:0]) in 1.5dB Steps
Mute Right Control
0: On
1: Mute Right Channel (-∞dB)
hp_r_dezero
6
RW
0’h
Right Zero-Cross Detector Control
0: Disable
1: Enable
Reserved
hp_r_vol
5
R
0’h
0’h
Reserved. Read as 0
4:0
RW
Headphone Output Right Volume (HPR[4:0]) in 1.5dB Steps
Note: For HPR/HPL, 00h: 0dB attenuation
1Fh: 46.5dB attenuation
8.4. Reg-08h: Phone Input/MONO Output Volume
Default: C880h
Table 16. Reg-08h: Phone Input / MONO Output Volume
Name
Bits Read/Write Reset State Description
phone2hp_mute
15
14
13
RW
RW
RW
1’h
1’h
0’h
Mute Phone Input to Headphone Mixer Control
0: On 1: Mute (-∞dB)
Mute Phone Input to Speaker Mixer Control
0: On 1: Mute (-∞dB)
Phone Differential Input Control
0: Disable 1: Enable
phone2spk_mute
phone_diff_ctrl
phone_vol
12:8
7
RW
RW
8’h
1’h
Phone Input Volume (PV[4:0]) in 1.5dB Steps (Not to ADC)
Mute MONO Output Control
MONO_mute
0: On
1: Mute (-∞dB)
MONO_dezero
MONO_diff_ctrl
MONO_vol
6
5
RW
RW
RW
0’h
0’h
0’h
Zero-Cross Detector Control
0: Disable
1: Enable
MONO Output Differential Control
0: Disable (SE)
1: Enable (BTL)
4:0
MONO Output Master Volume (MOV[4:0]) in 1.5dB Steps
Note: For MOV, 00h: 0dB attenuation
For PV, 00h: +12dB gain
1Fh: 46.5dB attenuation
08h: 0dB attenuation
1Fh: 34.5dB attenuation
Hand-Held Multimedia I2S Audio Codec
26
Track ID: JATR-1076-21 Rev. 1.3
ALC5624
Datasheet
8.5. Reg-0Ah: LINE_IN Volume
Default: E808h
Table 17. Reg-0Ah: LINE_IN Volume
Read/Write Reset State Description
Name
Bits
li2hp_mute
15
RW
RW
RW
1’h
1’h
1’h
Mute Volume Output to Headphone Mixer Control
0: On 1: Mute
Mute Volume Output to Speaker Mixer Control
0: On 1: Mute
Mute Volume Output to MONO Mixer Control
0: On 1: Mute
li2spk_mute
14
13
li2MONO_mute
li_l_vol
Reserved
li_r_vol
12:8
7:5
4:0
RW
R
RW
08’h
0’h
8’h
LINE_IN Left Volume (NLV[4:0]) in 1.5dB Steps
Reserved
LINE_IN Right Volume (NRV[4:0]) in 1.5dB Steps
Note: For NRV/NLV, 00h: +12dB gain
08h: 0dB attenuation
1Fh: 34.5dB attenuation
8.6. Reg-0Ch: STEREO DAC Volume
Default: E808h
Table 18. Reg-0Ch: STEREO DAC Volume
Read/Write Reset State Description
Name
Bits
dac2hp_mute
15
RW
RW
RW
1’h
1’h
1’h
Mute Volume Output to Headphone Mixer Control
0: On 1: Mute (-∞dB)
Mute Volume Output to Speaker Mixer Control
0: On 1: Mute (-∞dB)
Mute Volume Output to MONO Mixer Control
0: On 1: Mute (-∞dB)
dac2spk_mute
14
13
dac2MONO_mute
dac_l_vol
Reserved
dac_r_vol
12:8
7:5
4:0
RW
R
RW
08’h
0’h
8’h
PCM Left DAC Volume (PLV[4:0]) in 1.5dB Steps
Reserved
PCM Right DAC Volume (PRV[4:0]) in 1.5dB Steps
Note: For PRV/PLV, 00h: +12dB gain
08h: 0dB attenuation
1Fh: 34.5dB attenuation
8.7. Reg-0Eh: MIC Volume
Default: 0808h
Table 19. Reg-0Eh: MIC Volume
Read/Write Reset State Description
Name
Bits
15:13
12:8
7:5
Reserved
mic1_vol
Reserved
mic2_vol
R
RW
R
0’h
08’h
0’h
Reserved
MIC1 Volume (M1V[4:0]) in 1.5dB Steps
Reserved
4:0
RW
8’h
MIC2 Volume (M2V[4:0]) in 1.5dB Steps
Note: For M2V/M1V, 00h: +12dB gain
08h: 0dB attenuation
1Fh: 34.5dB attenuation
Hand-Held Multimedia I2S Audio Codec
27
Track ID: JATR-1076-21 Rev. 1.3
ALC5624
Datasheet
8.8. Reg-10h: MIC Routing Control
Default: E0E0h
Table 20. Reg-10h: MIC Routing Control
Read/Write Reset State Description
RW 1’h Mute MIC1 Volume Output to Headphone Mixer
0: On 1: Mute
Mute MIC1 Volume Output to Speaker Mixer
0: On 1: Mute
Mute MIC1 Volume Output to MONO Mixer
0: On 1: Mute
MIC1 Differential Input Control
Name
mic12hp_mute
Bits
15
mic12spk_mute
mic12MONO_mute
mic1_diff_ctrl
14
13
12
RW
RW
RW
1’h
1’h
0’h
0: Disable
1: Enable
Reserved
mic22hp_mute
11:8
7
R
RW
0’h
1’h
Reserved
Mute MIC2 Volume Output to Headphone Mixer
0: On 1: Mute
Mute MIC2 Volume Output to Speaker Mixer
0: On 1: Mute
Mute MIC2 Volume Output to MONO Mixer
0: On 1: Mute
MIC2 Differential Input Control
mic22spk_mute
mic22MONO_mute
mic2_diff_ctrl
Reserved
6
5
RW
RW
RW
R
1’h
1’h
0’h
0’h
4
0: Disable
1: Enable
3:0
Reserved
8.9. Reg-12h: ADC Record Gain
Default: F58Bh
Table 21. Reg-12h: ADC Record Gain
Bits Read/Write Reset State Description
Name
adc2hp_l_mute
15
RW
RW
RW
RW
RW
1’h
Mute Left Gain Output to Headphone Mixer Control
0: On 1: Mute (-∞dB)
Mute Right Gain Output to Headphone Mixer Control
0: On 1: Mute (-∞dB)
Mute Left Gain Output to MONO Mixer Control
0: On 1: Mute (-∞dB)
Mute Right Gain Output to MONO Mixer Control
0: On 1: Mute (-∞dB)
ADC Record Gain Left Channel (LRG[4:0]) in 1.5dB Steps
adc2hp_r_mute
14
1’h
adc2MONO_l_
mute
adc2MONO_r_
mute
13
1’h
12
1’h
adc_l_vol
11:7
0B’h
00h: -16.5dB attenuation
1Fh: 30dB gain
0Bh: 0dB gain
adc_l_dezero
adc_r_dezero
adc_r_vol
6
5
RW
RW
RW
0’h
0’h
ADC_L Zero-Cross Detector Control
0: Disable
1: Enable
ADC_R Zero-Cross Detector Control
0: Disable
1: Enable
4:0
0B’h
ADC Record Gain Right Channel (RRG[4:0]) in 1.5dB Steps
00h: -16.5dB attenuation
1Fh: 30dB gain
0Bh: 0dB gain
Hand-Held Multimedia I2S Audio Codec
28
Track ID: JATR-1076-21 Rev. 1.3
ALC5624
Datasheet
8.10. Reg-14h: ADC Record Mixer Control
Default: 7F7Fh
Table 22. Reg-14h: ADC Record Mixer Control
Name
Bits
15
Read/Write Reset State Description
Reserved
adcrec_l_mute
R
0’h
Reserved
14:8
RW
7F’h
Left Mixer Mute Control
0: On
1: Mute (-∞dB)
Bit 14: MIC1
Bit 13: MIC2
Bit 12: LINE_IN_L
Bit 11: PHONE
Bit 10: Headphone Mixer Left Channel
Bit 9: Speaker Mixer
Bit 8: MONO Mixer
Reserved
Reserved
7
R
0’h
adcrec_r_mute
6:0
RW
7F’h
Right Mixer Mute Control
0: On
1: Mute (-∞dB)
Bit 6: MIC1
Bit 5: MIC2
Bit 4: LINE_IN_R
Bit 3: PHONE
Bit 2: Headphone Mixer Right Channel
Bit 1: Speaker Mixer
Bit 0: MONO Mixer
8.11. Reg-1Ch: Output Mixer Control
Default: 0000h
Table 23. Reg-1Ch: Output Mixer Control
Read/Write Reset State Description
Name
Bits
spk_l_vol_in_sel
15:14
RW
0’h
SPKL Volume Input Select
00: VMID (No input)
10: Speaker Mixer
01: HP Left Mixer
11: MONO
spk_l_out_sel
13
RW
RW
0’h
0’h
SPKL and SPKR Output Select
0: Class-AB
1: Class-D
spk_r_vol_in_sel
12:11
SPKR Volume Input Select
00: VMID (No input)
10: Speaker Mixer
Reserved
01: HP Right Mixer
11: MONO
Reserved
10
R
0’h
Hand-Held Multimedia I2S Audio Codec
29
Track ID: JATR-1076-21 Rev. 1.3
ALC5624
Datasheet
Name
Bits
Read/Write Reset State Description
hp_l_in_sel
9
RW
RW
RW
0’h
0’h
0’h
HPL Volume Input Select
0: VMID (No input)
HPR Volume Input Select
0: VMID (No input)
MONO Volume Input Select
00: VMID (No input)
10: Speaker Mixer
1: HP Left Mixer
hp_r_in_sel
8
1: HP Right Mixer
MONO_in_sel
7:6
01: HP Left + Right Mixer
11: MONO Mixer
Reserved
5
4
R
0’h
0’h
Reserved
clab_amp_source_sel
RW
In Class-AB Mode
SPK_OUT_R Output Amplifier Source Select
0: SPKR Volume Output
1: SPKL Volume Output
Note: SPK_OUT_RN: SPKR Volume Negative Output.
Reserved
Reserved
3:0
R
0’h
8.12. Reg-22h: Microphone Control
Default: 0000h
Table 24. Reg-22h: Microphone Control
Read/Write Reset State Description
Name
Bits
15:12
11:10
Reserved
R
0’h
0’h
Reserved
mic1_boost_ctrl
RW
MIC1 Boost Control
00: Bypass
01: +20dB
11: +40dB
10: +30dB
mic2_boost_ctrl
9:8
RW
0’h
MIC2 Boost Control
00: Bypass
01: +20dB
11: +40dB
10: +30dB
Reserved
7:6
5
R
0’h
0’h
Reserved. Read as 0
mic1_bias_voltage_ctrl
RW
MICBIAS1 Output Voltage Control
0: 0.9*AVDD
1: 0.75*AVDD
mic2_bias_voltage_ctrl
4
RW
0’h
MICBIAS2 Output Voltage Control
0: 0.9*AVDD
1: 0.75*AVDD
Reserved
2:3
1:0
R
0’h
0’h
Reserved. Read as 0
mic_bias_threshold
RW
MICBIAS1/2 Short Current Detector Threshold
00: 600µA
01: 1200µA
1x: 1800µA
Hand-Held Multimedia I2S Audio Codec
30
Track ID: JATR-1076-21 Rev. 1.3
ALC5624
Datasheet
8.13. Reg-26h: Power Down Control/Status
Default: EF00h
Table 25. Reg-26h: Power Down Control/Status
Name
Bits Read/Write
Reset State Description
ac_pr7
15
14
13
RW
RW
RW
1’h
1’h
1’h
PR7
0: Normal
1: Power down Speaker Amplifier
ac_pr6
ac_pr5
PR6
0: Normal
1: Power down Headphone Out and MONO Out
PR5
0: Normal
1: Disable internal clock
Reserved
ac_pr3
12
11
RW
RW
0’h
1’h
Reserved
PR3
0: Normal
1: Power down Mixer (Vref/Vrefout off)
ac_pr2
ac_pr1
ac_pr0
10
9
RW
RW
RW
1’h
1’h
1’h
PR2
0: Normal
1: Power down Mixer (Vref/Vrefout are still on)
PR1
0: Normal
1: Power down STEREO DAC
8
PR0
0: Normal
1: Power down STEREO ADC, and input MUX
Reserved
7:4
3
R
R
0’h
0’h
Reserved. Read as 0
vref_status
Vref Status
1: Vref is up to normal level
0: Not yet up to normal level
analog_mixer_status
dac_status
2
1
0
R
R
R
0’h
0’h
0’h
Analog Mixer Status
1: Ready
0: Not yet ready
0: Not yet ready
0: Not yet ready
DAC Status
1: Ready
adc_status
ADC Status
1: Ready
Table 26. Truth Table for Power Down Mode (PD=Power Down)
ADC
DAC
Mixer
Vref
Int CLK
HP-OUT
MONO-OUT
SPK-OUT
PR0=1
PR1=1
PR2=1
PR3=1
PR5=1
PR6=1
PR7=1
PD
-
-
PD
PD
-
-
PD
-
PD
PD
-
-
-
PD
PD
-
-
-
-
PD
-
-
-
-
-
-
PD
-
-
-
PD
PD
-
-
-
-
-
-
-
-
-
-
-
-
-
PD
-
PD
-
-
PD
-
-
-
-
Hand-Held Multimedia I2S Audio Codec
31
Track ID: JATR-1076-21 Rev. 1.3
ALC5624
Datasheet
8.14. Reg-34h: Main Serial Data Port Control (Stereo I2S)
Default: 0000h
Table 27. Reg-34h: Main Serial Data Port Control (Stereo I2S)
Name
Bits Read/Write Reset State Description
stereo_i2s_mode_sel
15
RW
0’h
Main Serial Data Port Mode Selection
0: Master
1: Slave
stereo_i2s_sadlrck_
ctrl_en
14
RW
0’h
SADLRCK Control: Set to ‘1’ when ADC and DAC are
different sampling rate
0: Disable, ADC and DAC use the same Fs
1: Enable
Note: Frame clock have to input from SDALRCK when this
bit set to ‘0’.
Reserved
13
12
R
0’h
0’h
Reserved
stereo_i2s_bclk_
polarity_ctrl
RW
Stereo I2S BCLK Polarity Control
0: Normal
1: Invert
i2s_da_sigma_
delta_clock_sel
11
RW
RW
0’h
0’h
I2S_DA Sigma Delta Clock Source Select
0b: From DA Filter
1b: From DA Sigma Delta Clock Divider
I2S DA Sigma Delta Clock Divider
i2s_da_sigma_
delta_clock_div
10:8
000b: ÷ 2
010b: ÷ 8
100b: ÷ 32
001b: ÷ 4
011b: ÷ 16
101b: ÷ 64
Others: Reserved
Reserved
Reserved
7
6
RW
RW
0’h
0’h
stereo_i2s_pcm_
mode_sel
PCM Mode Select
0: Mode A
1: Mode B
Non PCM Mode Control
0: Normal SADLRCK / SDALRCK
1: Invert SADLRCK / SDALRCK
Note: Only support when stereo_i2s_sadlrck_ctrl_en=‘0’.
Reserved
Reserved
5:4
3:2
R
0’h
0’h
stereo_i2s_data_
len_sel
RW
Data Length Selection
00: 16 bits
10: 24 bits
01: 20 bits
11: 32 bits
stereo_i2s_data_
format_sel
1:0
RW
0’h
Stereo PCM Data Format Selection
00: I2S format
01: Right justified
10: Left justified
11: PCM format
Hand-Held Multimedia I2S Audio Codec
32
Track ID: JATR-1076-21 Rev. 1.3
ALC5624
Datasheet
8.15. Reg-3Ah: Power Management Addition 1
Default: 0000h
Table 28. Reg-3Ah: Power Management Addition 1
Name
Bits Read/Write Reset State Description
depop_MONOoutb
15
14
13
RW
RW
RW
0’h
0’h
0’h
Depop of MONO Out
0: Enable (De-pop Enable)
1: Disable (De-pop Disable)
Depop of HP Out
0: Enable (De-pop Enable)
1: Disable (De-pop Disable)
All Zero-Cross Detect Power Down
0: Disable
depop_hp_outb
pow_zcd
1: Enable
Reserved
12
11
RW
RW
0’h
0’h
Reserved
main_i2s_en
Main I2S Digital Interface Enable
0: Disable
1: Enable
Reserved
10:6
5
RW
RW
0’h
0’h
Reserved
pow_mic1_bias_det_ctrl
MICBIAS1 Short Current Detector Control
0: Disable
1: Enable
pow_mic2_bias_det_ctrl
4
RW
0’h
MICBIAS2 Short Current Detector Control
0: Disable
1: Enable
pow_mic1_bias
pow_mic2_bias
pow_main_bias
pow_dac_ref
3
2
1
0
RW
RW
RW
RW
0’h
0’h
0’h
0’h
0: Disable
1: Enable microphone1 bias
0: Disable
1: Enable microphone2 bias
0: Disable
1: Enable Main bias of the ALC5624
0: Disable
1: Enable ALL DAC reference of the ALC5624
Hand-Held Multimedia I2S Audio Codec
33
Track ID: JATR-1076-21 Rev. 1.3
ALC5624
Datasheet
8.16. Reg-3Ch: Power Management Addition 2
Default: 0000h
Table 29. Reg-3Ch: Power Management Addition 2
Name
Bits
Read/Write Reset State Description
pow_thermal
15
RW
RW
RW
RW
0’h
0’h
0’h
0’h
Thermal Detect (Temp Sensor)
0: Disable
1: Enable
pow_clsab
pow_vref
pow_pll
14
13
12
Class_AB Power (All)
0: Disable
1: Enable
VREF of All Analog Circuits
0: Disable
PLL
1: Enable
0: Disable
Reserved
Extclk output
0: Disable
1: Enable PLL
1: Enable
Reserved
11
10
RW
RW
0’h
0’h
pow_extclk
pow_dac_l
9
8
7
6
5
4
3
2
1
0
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
0’h
0’h
0’h
0’h
0’h
0’h
0’h
0’h
0’h
0’h
Left Stereo DAC Filter Clock
0: Disable
1: Enable
pow_dac_r
Right Stereo DAC Filter Clock
0: Disable
Left Stereo ADC Filter Clock and Input Gain
0: Disable 1: Enable
Right Stereo ADC Filter Clock and Input Gain
1: Enable
pow_adc_l
pow_adc_r
0: Disable
1: Enable
pow_hp_l
Left Headphone Mixer
0: Disable
1: Enable
pow_hp_r
Right Headphone Mixer
0: Disable
1: Enable
pow_spk_mixer
pow_MONO_mixer
pow_adc_rec_l_mixer
pow_adc_rec_r_mixer
Speaker Mixer
0: Disable
1: Enable
1: Enable
MONO Mixer
0: Disable
Left ADC Record Mixer
0: Disable
1: Enable
Right ADC Record Mixer
0: Disable
1: Enable
Hand-Held Multimedia I2S Audio Codec
34
Track ID: JATR-1076-21 Rev. 1.3
ALC5624
Datasheet
8.17. Reg-3Eh: Power Management Addition 3
Default: 0000h
Table 30. Reg-3Eh: Power Management Addition 3
Name
Bits
15
Read/Write Reset State Description
Reserved
R
0’h
0’h
Reserved
pow_MONO_out_vol
14
RW
MONO_OUT Volume Control (Amp)
0: Disable
SPK_OUTLN Output (Enable Class-AB & Class-D)
0: Disable 1: Enable
SPK_OUTRN Output (Enable Class-AB & Class-D)
0: Disable 1: Enable
HP_OUT_L Volume Control (Amp)
0: Disable 1: Enable
HP_OUT_R Volume Control (Amp)
0: Disable 1: Enable
SPK_OUT_L Output (Enable Class-AB & Class-D)
0: Disable 1: Enable
SPK_OUT_R Output (Enable Class-AB & Class-D)
0: Disable 1: Enable
LINE_IN Left Volume Control
0: Disable 1: Enable
LINE_IN Right Volume Control
0: Disable 1: Enable
PHONE Volume Control
1: Enable
pow_spk_outln
pow_spk_outrn
pow_hp_l_vol
pow_hp_r_vol
pow_spk_l
13
12
11
10
9
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
0’h
0’h
0’h
0’h
0’h
0’h
0’h
0’h
0’h
0’h
0’h
0’h
0’h
0’h
pow_spk_r
8
pow_li_l_vol
7
pow_li_r_vol
6
pow_phone_vol
pow_phone_admixer
pow_mic1_vol
pow_mic2_vol
pow_mic1_admixer
pow_mic2_admixer
5
0: Disable
1: Enable
4
PHONE AD Mixer
0: Disable
1: Enable
1: Enable
1: Enable
3
MIC1 Volume Control
0: Disable
2
MIC2 Volume Control
0: Disable
1
MIC1 AD Mixer and Boost
0: Disable
1: Enable
0
MIC2 AD Mixer and Boost
0: Disable
1: Enable
Hand-Held Multimedia I2S Audio Codec
35
Track ID: JATR-1076-21 Rev. 1.3
ALC5624
Datasheet
Figure 15. Power Control to MIC Input
8.18. Reg-40h: General Purpose Control Register 1
Default: 0428h
Table 31. Reg-40h: General Purpose Control Register 1
Name
Bits
Read/Write Reset State Description
sel_sysclk
15
RW
0’h
Stereo SYSCLK Source Select
0: MCLK
1: PLL Output
extclk_out_en
14
RW
0’h
EXTCLK Output Control
0: Disable
Reserved
1: Enable
Reserved
13:10
9:8
RW
RW
1’h
0’h
hp_amp_ctrl
Headphone Amplifier VMID Ratio Control (Output Gain
Control)
00: 1
01: 1.25
1x: 1.5
spk_ampD_ctrl
7:6
5:3
RW
RW
0’h
5’h
Speaker Class-D Amplifier VMID Ratio Control (Output Gain
Control)
00: 1.75 Vdd
10: 1.25 Vdd
01: 1.5 Vdd
11: 1.0 Vdd
spk_ampAB_ctrl
Speaker Class-AB Amplifier VMID Ratio Control (Output
Gain Control)
000: 2.25 Vdd
010: 1.75 Vdd
100: 1.25 Vdd
Others: Not allowed
Reserved
001: 2.00 Vdd
011: 1.5 Vdd
101: 1 Vdd
Reserved
2:0
RW
0’h
Hand-Held Multimedia I2S Audio Codec
36
Track ID: JATR-1076-21 Rev. 1.3
ALC5624
Datasheet
8.19. Reg-42h: General Purpose Control Register 2
Default: 0000h
Table 32. Reg-42h: General Purpose Control Register 2
Name
Bits
15:14
13
Read/Write
RW
Reset State
0’h
Description
Reserved
se_btl_clsab
Reserved
RW
0’b
Single-Ended & BTL of SPK_Class-AB Selection
0: Differential Mode
1: Single-ended Mode
Reserved
Reserved
12:1
0
RW
RW
0’h
0’b
pll_pre_div
PLL Pre-Divider
0b: ÷1
1b: ÷2
8.20. Reg-44h: PLL Control
Default: 0000h
Table 33. Reg-44h: PLL Control
Name
Bits
Read/Write
Reset State
Description
pll_n_code
15:8
RW
00’h
N[7:0] Code for Analog PLL
00000000: Div 2
00000001: Div 3
………..
11111111: Div 257
Bypass PLL M
0b: No bypass
1b: Bypass
pll_m_bypass
pll_k_code
7
RW
RW
0’h
0’h
6:4
K[2:0] Code for Analog PLL
000: Div 2
001: Div 3
…………
111: Div 9
pll_m_code
3:0
RW
0’h
M[3:0] Code for Analog PLL
0000: Div 2
0001: Div 3
…………
1111: Div 17
Note: The PLL transmit formula is FOUT = (MCLK * (N+2))/((M+2) * (K+2)) {Typical K=2}.
Hand-Held Multimedia I2S Audio Codec
37
Track ID: JATR-1076-21 Rev. 1.3
ALC5624
Datasheet
8.20.1. PLL Clock Setting Table for 48K: (Unit: MHz)
Table 34. PLL Clock Setting Table for 48K: (Unit: MHz)
MCLK
13
N
M
7
FVCO
98.222
98.304
98.304
98.304
98.4
K
2
2
2
2
2
2
2
2
2
FOUT
24.555
24.576
24.576
24.576
24.6
66
78
94
70
80
81
78
80
78
3.6864
2.048
4.096
12
1
0
1
8
15.36
16
11
11
14
14
98.068
98.462
98.4
24.517
24.615
24.6
19.2
19.68
98.4
24.6
8.20.2. PLL Clock Setting Table for 44.1K: (Unit: MHz)
Table 35. PLL Clock Setting Table for 44.1K: (Unit: MHz)
MCLK
13
N
M
8
FVCO
91
K
2
2
2
2
2
2
2
2
2
FOUT
68
72
86
64
66
63
66
64
67
22.75
3.6864
2.048
4.096
12
1
90.931
90.112
90.112
90.667
90.764
90.667
90.514
90.528
22.733
22.528
22.528
22.667
22.691
22.667
22.629
22.632
0
1
7
15.36
16
9
10
12
13
19.2
19.68
Hand-Held Multimedia I2S Audio Codec
38
Track ID: JATR-1076-21 Rev. 1.3
ALC5624
Datasheet
8.21. Reg-4Ch: GPIO Pin Configuration
Default: 2E3Eh
Table 36. Reg-4Ch: GPIO Pin Configuration
Name
Bits
15:12
11
Read/Write Reset State Description
Reserved
R
00’h
1’h
Reserved
over_temp_conf
RW
Over-Temperature Status Source Configuration
0: Bypass
1: Normal
mic1_short_det_conf
mic2_short_det_conf
10
9
RW
RW
1’h
1’h
MICBIAS1 Short Current Status Source Configuration
0: Bypass
1: Normal
MICBIAS2 Short Current Status Source Configuration
0: Bypass
1: Normal
Reserved
8:6
5
R
0’h
1’h
Reserved
gpio5_conf
RW
GPIO5 Pin Configuration
0: Output
1: Input
gpio4_conf
gpio3_conf
gpio2_conf
gpio1_conf
Reserved
4
3
2
1
0
RW
RW
RW
RW
R
1’h
1’h
1’h
1’h
0’h
GPIO4 Pin Configuration
0: Output
1: Input
GPIO3 Pin Configuration
0: Output
1: Input
GPIO2 Pin Configuration
0: Output
1: Input
GPIO1 Pin Configuration
0: Output
1: Input
Reserved. Read as 0
Hand-Held Multimedia I2S Audio Codec
39
Track ID: JATR-1076-21 Rev. 1.3
ALC5624
Datasheet
8.22. Reg-4Eh: GPIO Pin Polarity
Default: 2E3Eh
Table 37. Reg-4Eh: GPIO Pin Polarity
Read/Write Reset State Description
Name
Bits
15:12
11
Reserved
R
00’h
1’h
Reserved
over_temp_polarity
RW
Over-Temperature Polarity
0: Low Active
1: High Active
mic1_short_det_polarity
mic2_short_det_polarity
10
9
RW
RW
1’h
1’h
MICBIAS1 Short Current Detect Polarity
0: Low Active
1: High Active
MICBIAS2 Short Current Detect Polarity
0: Low Active
1: High Active
Reserved
8:6
5
R
0’h
1’h
Reserved. Read as 0
GPIO Pin Polarity
0: Low Active
gpio5_polarity
RW
1: High Active
gpio4_polarity
gpio3_polarity
gpio2_polarity
gpio1_polarity
Reserved
4
3
2
1
0
RW
RW
RW
RW
R
1’h
1’h
1’h
1’h
0’h
GPIO Pin Polarity
0: Low Active
1: High Active
GPIO Pin Polarity
0: Low Active
1: High Active
GPIO Pin Polarity
0: Low Active
1: High Active
GPIO Pin Polarity
0: Low Active
1: High Active
Reserved. Read as 0
Hand-Held Multimedia I2S Audio Codec
40
Track ID: JATR-1076-21 Rev. 1.3
ALC5624
Datasheet
8.23. Reg-50h: GPIO Pin Sticky
Default: 0000h
Table 38. Reg-50h: GPIO Pin Sticky
Read/Write Reset State Description
Name
Bits
15:12
11
Reserved
R
00’b
0’h
Reserved
over_temp_sticky_En
RW
Over-Temperature Sticky Enable
0: Not sticky
1: Sticky
mic1_short_det_sticky_En
mic2_short_det_sticky_En
10
9
RW
RW
0’h
0’h
MICBIAS1 Short Current Detect Sticky Enable
0: Not sticky
1: Sticky
MICBIAS2 Short Current Detect Sticky Enable
0: Not sticky
1: Sticky
Reserved
8:6
5
R
0’h
0’h
Reserved. Read as 0
GPIO5 Pin Sticky Enable
0: Not sticky
gpio5_sticky_En
RW
1: Sticky
gpio4_sticky_En
gpio3_sticky_En
gpio2_sticky_En
gpio1_sticky_En
Reserved
4
3
2
1
0
RW
RW
RW
RW
R
0’h
0’h
0’h
0’h
0’h
GPIO4 Pin Sticky Enable
0: Not sticky
1: Sticky
GPIO3 Pin Sticky Enable
0: Not sticky
1: Sticky
GPIO2 Pin Sticky Enable
0: Not sticky
1: Sticky
GPIO1 Pin Sticky Enable
0: Not sticky
1: Sticky
Reserved. Read as 0
Hand-Held Multimedia I2S Audio Codec
41
Track ID: JATR-1076-21 Rev. 1.3
ALC5624
Datasheet
8.24. Reg-52h: GPIO Pin Wake-Up
Default: 0000h
Table 39. Reg-52h: GPIO Pin Wake-Up
Name
Bits
Read/Write
Reset Description
State
Reserved
15:12
11
R
00’b
0’h
Reserved
over_temp_wakeup_en
RW
Over-Temperature Wake-Up Enable
0: No wake-up
1: Wake up
mic1_short_det_wakeup_en
mic2_short_det_wakeup_en
10
9
RW
RW
0’h
0’h
MICBIAS1 Short Current Detect Wake-Up Enable
0: No wake-up
1: Wake up
MICBIAS2 Short Current Detect Wake-Up Enable
0: No wake-up
1: Wake up
Reserved
8:6
5
R
0’h
0’h
Reserved. Read as 0
GPIO5 Pin Wake-Up Enable
0: No wake-up
gpio5_wakeup_en
RW
1: Wake up
gpio4_wakeup_en
gpio3_wakeup_en
gpio2_wakeup_en
gpio1_wakeup_en
Reserved
4
3
2
1
0
RW
RW
RW
RW
R
0’h
0’h
0’h
0’h
0’h
GPIO4 Pin Wake-Up Enable
0: No wake-up
1: Wake up
GPIO3 Pin Wake-Up Enable
0: No wake-up
1: Wake up
GPIO2 Pin Wake-Up Enable
0: No wake-up
1: Wake up
GPIO1 Pin Wake-Up Enable
0: No wake-up
1: Wake up
Reserved. Read as 0
Hand-Held Multimedia I2S Audio Codec
42
Track ID: JATR-1076-21 Rev. 1.3
ALC5624
Datasheet
8.25. Reg-54h: GPIO Pin Status
Default: 003Ah
Table 40. Reg-54h: GPIO Pin Status
Read/Write Reset State Description
Name
Bits
15:12
11
Reserved
R
R
00’b
0’h
Reserved
over_temp_status
Over-Temperature Status
Read: Return status
Write: Writing ‘0’ clears the sticky bit
MICBIAS1 Short Current Detect Status
Read: Return status
Write: Writing ‘0’ clears the sticky bit
MICBIAS2 Short Current Detect Status
Read: Return status
mic1_short_det_status
mic2_short_det_status
10
9
R
R
0’h
0’h
Write: Writing ‘0’ clears the sticky bit
Reserved. Read as 0
Reserved
8:6
5
R
R
0’h
1’h
gpio5_status
GPIO5 Pin Status
Read: Return status of each GPIO pin
Write: Writing ‘0’ clears the sticky bit
GPIO4 Pin Status
Read: Return status of each GPIO pin
Write: Writing ‘0’ clears the sticky bit
GPIO3 Pin Status
Read: Return status of each GPIO pin
Write: Writing ‘0’ clears the sticky bit
GPIO2 Pin Status
Read: Return status of each GPIO pin
Write: Writing ‘0’ clears the sticky bit
GPIO1 Pin Status
gpio4_status
gpio3_status
gpio2_status
gpio1_status
Reserved
4
3
2
1
0
R
R
R
R
R
1’h
1’h
1’h
1’h
0’h
Read: Return status of each GPIO pin
Write: Writing ‘0’ clears the sticky bit
Reserved. Read as 0
Hand-Held Multimedia I2S Audio Codec
43
Track ID: JATR-1076-21 Rev. 1.3
ALC5624
Datasheet
8.26. Reg-56h: Pin Sharing
Default: 0000h
Table 41. Reg-56h: Pin Sharing
Name
Bits
15:3
2
Read/Write
Reset State
0’h
Description
Reserved
Reserved
R
gpio2_pin_sharing
RW
0’h
GPIO2 Pin Sharing
0: IRQ_Out
1: GPIO enable
Reserved
Reserved
1:0
R
0’h
Figure 16. GPIO and IRQ Logic
Hand-Held Multimedia I2S Audio Codec
44
Track ID: JATR-1076-21 Rev. 1.3
ALC5624
Datasheet
8.27. Reg-58h: Over-Temp/Current Status
Default: 0CFFh
Table 42. Reg-58h: Over-Temp/Current Status
Name
Reserved
ovt_hp_status
Bits
15:12
11
Read/Write Reset State Description
R
R
0000’h
1’h
Reserved
Headphone Amp Over-Temperature
0: Normal
1: Over-temperature
ovt_MONO_status
ovc_micbias1_status
ovc_micbias2_status
rp_depop_status
rn_depop_status
lp_depop_status
ln_depop_status
ovt_rp_status
10
9
8
7
6
5
4
3
2
1
0
R
R
R
R
R
R
R
R
R
R
R
1’h
0’h
0’h
1’h
1’h
1’h
1’h
1’h
1’h
1’h
1’h
MONO Amp Over-Temperature
0: Normal
1: Over-temperature
MICBIAS1 Over-Current
0: Normal
1: Over-current
MICBIAS2 Over-Current
0: Normal
1: Over-current
RP Channel Depop Status
0: Depop ready
1: Depop finished
RN Channel Depop Status
0: Depop ready
1: Depop finished
LP Channel Depop Status
0: Depop ready
1: Depop finished
LN Channel Depop Status
0: Depop ready
1: Depop finished
RP Channel Temperature Sensor Status
0: Normal
RN Channel Temperature Sensor Status
0: Normal 1: Over-temperature
LP Channel Temperature Sensor Status
0: Normal 1: Over-temperature
LN Channel Temperature Sensor Status
0: Normal 1: Over-temperature
1: Over-temperature
ovt_rn_status
ovt_lp_status
ovt_ln_status
8.28. Reg-5Ch: GPIO_Output Pin Control
Default: 0000h
Table 43. Reg-5Ch: GPIO_Output Pin Control
Name
Reserved
gpio5_out_status
Bits
15:6
5
Read/Write Reset State Description
R
0000’h
0’h
Reserved
RW
GPIO5 Output Pin Control
0b: Drive Low
1b: Drive High
gpio4_out_status
gpio3_out_status
gpio2_out_status
gpio1_out_status
Reserved
4
3
2
1
0
RW
RW
RW
RW
R
0’h
0’h
0’h
0’h
0’h
GPIO4 Output Pin Control
0b: Drive Low
1b: Drive High
GPIO3 Output Pin Control
0b: Drive Low
1b: Drive High
GPIO2 Output Pin Control
0b: Drive Low
1b: Drive High
GPIO1 Output Pin Control
0b: Drive Low
1b: Drive High
Reserved. Read as 0
Hand-Held Multimedia I2S Audio Codec
45
Track ID: JATR-1076-21 Rev. 1.3
ALC5624
Datasheet
8.29. Reg-5Eh: MISC Control
Default: 0000h
Table 44. Reg-5Eh: MISC Control
Name
Bits
Read/ Reset Description
Write State
en_vref_fast
15
RW
0’b
Enable Fast Vref
0: Enable fast Vref
1: Disable fast Vref
Note: To improve PSRR, en_vref_fast should be disabled before
playback/record.
clsab_amp_sel
14
RW
0’b
Class-AB Output Amplifier Select
0: Strong Amp
1: Weak Amp
Note: Strong Amp, SPKVDD: 3.0V~5V and Set index44[8:6]=100’b.
Weak Amp, SPKVDD: 2.3V~5V and set index44[8:6]=000’b.
AVC Target Select
AVC_target_sel
13:12
11
RW
RW
0’b
0’b
00: Reserved (No AVC)
10: L Channel
01: R Channel
11: Both channels
thermal_shutdown_en
Thermal Shutdown Enable
0: Disable
1: Enable
Reserved
10:7
6
RW
RW
0’h
0’h
Reserved
main_dac_l_mute
Mute Main DAC Left Input
0: On
1: Mute (-∞dB)
1: Mute (-∞dB)
main_dac_r_mute
5
RW
0’h
Mute Main DAC Right Input
0: On
Reserved
4:1
0
RW
RW
0’h
0’h
Reserved
irqout_inv_ctrl
IRQOUT Inverter Control
0: Normal
1: Invert
The Jack-insert-detect pull up resistor is implemented via an external circuit (see Figure 17 below).
Figure 17. Jack-Insert-Detect Pull Up Resistor Implemented via an External Circuit
Hand-Held Multimedia I2S Audio Codec
46
Track ID: JATR-1076-21 Rev. 1.3
ALC5624
Datasheet
8.30. Reg-60h: Stereo DAC Clock Control_1
Default: 3075h
Table 45. Reg-60h: Stereo DAC Clock Control_1
Name
Bits
Read/Write Reset State Description
stereo_i2s_sclk_div1
15:12
RW
3’h
Stereo I2S SCLK Div1
0000b: ÷ 1
0001b: ÷ 2
0010b: ÷ 3
………….
1101b: ÷ 14
1110b: ÷ 15
1111b: ÷ 16
Reserved
11
RW
RW
0’h
0’h
Reserved
stereo_i2s_sclk_div2
10:8
Stereo I2S SCLK Div2
000b: ÷ 2
001b: ÷ 4
010b: ÷ 8
011b: ÷ 16
100b: ÷ 32
Others: Reserved
Stereo I2S AD WCLK Div1
0000b: ÷ 1
stereo_i2s_ad_wclk_div1
7:4
RW
7’h
0001b: ÷ 2
0010b: ÷ 3
………….
1101b: ÷ 14
1110b: ÷ 15
1111b: ÷ 16
stereo_i2s_ad_wclk_div2
stereo_i2s_da_wclk_div
3:1
RW
RW
010’b
Stereo I2S AD WCLK Div2
000b: ÷ 2
001b: ÷ 4
010b: ÷ 8
011b: ÷ 16
100b: ÷ 32
Others: Reserved
Stereo I2S DA WCLK Div
0b: 32
0
1’h
1b: 64
Hand-Held Multimedia I2S Audio Codec
47
Track ID: JATR-1076-21 Rev. 1.3
ALC5624
Datasheet
8.31. Reg-62h: Stereo DAC Clock Control_2
Default: 1010h
Table 46. Reg-62h: Stereo DAC Clock Control_2
Name
Bits
Read/Write Reset State Description
stereo_i2s_da_filter_div1
15:12
RW
1’h
Stereo I2S DA Filter Div1
0000b: ÷ 1
0001b: ÷ 2
0010b: ÷ 3
…………
1101b: ÷ 14
1110b: ÷ 15
1111b: ÷ 16
Stereo I2S DA Filter Div2
000b: ÷ 2
stereo_i2s_da_filter_div2
11:9
RW
0’h
001b: ÷ 4
010b: ÷ 8
011b: ÷ 16
100b: ÷ 32
Others: Reserved
Reserved
Stereo I2S AD Filter Div1
0000b: ÷ 1
Reserved
8
RW
RW
0’h
1’h
stereo_i2s_ad_filter_div1
7:4
0001b: ÷ 2
0010b: ÷ 3
…………
1101b: ÷ 14
1110b: ÷ 15
1111b: ÷ 16
Stereo I2S AD Filter Div2
000b: ÷ 2
001b: ÷ 4
010b: ÷ 8
011b: ÷ 16
100b: ÷ 32
stereo_i2s_ad_filter_div2
3:1
RW
RW
0’h
0’h
Others: Reserved
Reserved
Reserved
0
Hand-Held Multimedia I2S Audio Codec
48
Track ID: JATR-1076-21 Rev. 1.3
ALC5624
Datasheet
8.32. Reg-68h: Pseudo Stereo and Spatial Effect Block Control
Default: 0053h
Table 47. Reg-68h: Pseudo Stereo and Spatial Effect Block Control
Name
Bits
Read/Write Reset State Description
spatial_ctrl_enable
15
RW
0’b
Spatial Enable
0b: Disable (Clear internal state)
1b: Enable
apf_en
14
RW
0’h
Enable All Pass Filter APF(z) (EN-APF)
0: Disable (Bypass) and reset.
1: Enable all pass filters. The coefficient a1 is loaded from
apf_parm_a1[7:0]
pseudo_stereo_en
en_3d
13
12
RW
RW
0’h
0’h
Enable Pseudo Stereo Block (EN-PSB)
0: Disabled
1: Enabled
Enable Stereo Expansion Block (EN-SEB)
0: Disable
1: Enabled. Load 3D Ratio from ratio_parm_3d and 3D
Gain from gain_parm_3d
Reserved
11:8
7:6
-
0’h
1’h
Reserved
gain_parm_3d
RW
3D Gain Parameter (SEGn)
00: Gain=1.0
01: Gain=1.5
10: Gain=2.0
11: Reserved
ratio_parm_3d
5:4
RW
1’h
3D Ratio Parameter (DPn)
00: Ratio=0.0
01: Ratio=0.66
10: Ratio=1.0
11: Reserved
Reserved
3:2
1:0
-
0’h
3’h
Reserved
apf_parm_a1
RW
All Pass Filter parameter
00: Disable
01: Enable for 32kHz sample rate or lower
10: Enable for 44.1kHz sample rate
11: Enable for 48kHz sample rate
Note: Writes to SEGn and DPn will be ignored when the Spatial effect control bit is enabled. This means individual
Spatial coefficients cannot be modified when Spatial is enabled.
Hand-Held Multimedia I2S Audio Codec
49
Track ID: JATR-1076-21 Rev. 1.3
ALC5624
Datasheet
8.33. Reg-6Ah: Index Address
Default: 0000h
Table 48. Reg-6Ah: Index Address
Name
Bits
15:7
6:0
Read/Write
Reset State Description
Reserved
index_addr
R
0’h
0’h
Reserved
RW
Index Address
8.34. Reg-6Ch: Index Data
Default: 0000h
Table 49. Reg-6Ch: Index Data
Name
Bits
Read/Write
Reset State Description
index_data
15:0
RW
0’h
Index Data
8.35. Reg-6Eh: EQ Status
Default: 0000h
Table 50. Reg-6Eh: EQ Status
Name
Bits
15:5
4
Read/Write
Reset State Description
Reserved
eq_hpf_status
R
R
0’h
0’h
Reserved
EQ High-Pass Filter (HPF) Status
0: Normal
1: Overflow.
This bit is set if overflow has occurred. Write 1 to clear.
EQ Band-3 (BP3) Status
eq_bpf3_status
eq_bpf2_status
eq_bpf1_status
eq_lpf_status
3
2
1
0
R
R
R
R
0’h
0’h
0’h
0’h
0: Normal
1: Overflow.
This bit is set if overflow has occurred. Write 1 to clear.
EQ Band-2 (BP2) Status
0: Normal
1: Overflow.
This bit is set if overflow has occurred. Write 1 to clear.
EQ Band-1 (BP1) Status
0: Normal
1: Overflow.
This bit is set if overflow has occurred. Write 1 to clear.
EQ Low-Pass Filter (LPF) Status
0: Normal
1: Overflow.
This bit is set if overflow has occurred. Write 1 to clear.
Hand-Held Multimedia I2S Audio Codec
50
Track ID: JATR-1076-21 Rev. 1.3
ALC5624
Datasheet
8.36. Index-00h: EQ Band-0 Coefficient (LP0: a1)
Default: 0000h
Table 51. Index-00h: EQ Band-0 Coefficient (LP0: a1)
Bit
Type Function
RW 2’s Complement in 3.13 Formats (The range is from –4~3.99, the a1 should be in -2 ~ 1.99)
15:0
Note: For low pass filter for Bass control – LP0 has filter coefficient a1 and gain Ho must be set (see Table 52).
8.37. Index-01h: EQ Band-0 Gain (LP0: Ho)
Default: 0000h
Table 52. Index-01h: EQ Band-0 Gain (LP0: Ho)
Bit
Type Function
RW 2’s Complement in 3.13 Format (The range is from –4~3.99, the Ho should be in -4 ~ 3.99)
15:0
8.38. Index-02h: EQ Band-1 Coefficient (BP1: a1)
Default: 0000h
Table 53. Index-02h: EQ Band-1 Coefficient (BP1: a1)
Bit
Type Function
RW 2’s Complement in 3.13 Format (The range is from –4~3.99, the a1 should be in -2 ~ 1.99)
15:0
8.39. Index-03h: EQ Band-1 Coefficient (BP1: a2)
Default: 0000h
Table 54. Index-03h: EQ Band-1 Coefficient (BP1: a2)
Bit
Type Function
RW 2’s Complement in 3.13 Format (The range is from –4~3.99, the a1 should be in -2 ~ 1.99)
15:0
Hand-Held Multimedia I2S Audio Codec
51
Track ID: JATR-1076-21 Rev. 1.3
ALC5624
Datasheet
8.40. Index-04h: EQ Band-1 Gain (BP1: Ho)
Default: 0000h
Table 55. Index-04h: EQ Band-1 Gain (BP1: Ho)
Bit
Type Function
RW 2’s Complement in 3.13 Format (The range is from –4~3.99, the Ho should be in -4 ~ 3.99)
15:0
8.41. Index-05h: EQ Band-2 Coefficient (BP2: a1)
Default: 0000h
Table 56. Index-05h: EQ Band-2 Coefficient (BP2: a1)
Bit
Type Function
RW 2’s Complement in 3.13 Format (The range is from –4~3.99, the a1 should be in -2 ~ 1.99)
15:0
8.42. Index-06h: EQ Band-2 Coefficient (BP2: a2)
Default: 0000h
Table 57. Index-06h: EQ Band-2 Coefficient (BP2: a2)
Bit
Type Function
RW 2’s Complement in 3.13 Format (The range is from –4~3.99, the a2 should be in -2 ~ 1.99)
15:0
8.43. Index-07h: EQ Band-2 Gain (BP2: Ho)
Default: 0000h
Table 58. Index-07h: EQ Band-2 Gain (BP2: Ho)
Bit
Type Function
RW 2’s Complement in 3.13 Format (The range is from –4~3.99, the Ho should be in -4 ~ 3.99)
15:0
8.44. Index-08h: EQ Band-3 Coefficient (BP3: a1)
Default: 0000h
Table 59. Index-08h: EQ Band-3 Coefficient (BP3: a1)
Bit
Type Function
RW 2’s Complement in 3.13 Format (The range is from –4~3.99, the a1 should be in -2 ~ 1.99)
15:0
Hand-Held Multimedia I2S Audio Codec
52
Track ID: JATR-1076-21 Rev. 1.3
ALC5624
Datasheet
8.45. Index-09h: EQ Band-3 Coefficient (BP3: a2)
Default: 0000h
Table 60. Index-09h: EQ Band-3 Coefficient (BP3: a2)
Bit
Type Function
RW 2’s Complement in 3.13 Format (The range is from –4~3.99, the a2 should be in -2 ~ 1.99)
15:0
8.46. Index-0Ah: EQ Band-3 Gain (BP3: Ho)
Default: 0000h
Table 61. Index-0Ah: EQ Band-3 Gain (BP3: Ho)
Bit
Type Function
RW 2’s Complement in 3.13 Format (The range is from –4~3.99, the Ho should be in -4 ~ 3.99)
15:0
8.47. Index-0Bh: EQ Band-4 Coefficient (HPF: a1)
Default: 0000h
Table 62. Index-0Bh: EQ Band-4 Coefficient (HPF: a1)
Bit
Type Function
RW 2’s Complement in 3.13 Format (The range is from –4~3.99, the a1 should be in -2 ~ 1.99)
15:0
8.48. Index-0Ch: EQ Band-4 Gain (HPF: Ho)
Default: 0000h
Table 63. Index-0Ch: EQ Band-4 Gain (HPF: Ho)
Bit
Type Function
RW 2’s Complement in 3.13 Format (The range is from –4~3.99, the Ho should be in -2 ~ 1.99)
15:0
Hand-Held Multimedia I2S Audio Codec
53
Track ID: JATR-1076-21 Rev. 1.3
ALC5624
Datasheet
8.49. Index-10h: EQ Control and Status Register
Default: 0000h
Table 64. Index-10h: EQ Control and Status Register
Bit
Type
Function
15
RW
EQ Block Control
0b: Disable
1b: Enable
14:5
4
-
Reserved
RW
EQ High-Pass Filter (HPF) Control
0: Disabled (bypass) and reset
EQ Band-3 (BP3) Control
0: Disabled and reset
EQ Band-2 (BP2) Control
0: Disabled and reset
EQ Band-1 (BP1) Control
0: Disabled and reset
EQ Low-Pass Filter (LPF) Control
0: Disabled and reset
1: Enabled
1: Enabled
1: Enabled
1: Enabled
1: Enabled
3
2
1
0
RW
RW
RW
RW
Note: Individual EQ coefficients cannot be modified when EQ is enabled.
8.50. Index-11h: EQ Input Volume Control
Default: 0000h
Table 65. Index-11h: EQ Input Volume Control
Bit
15:2
1:0
Type
-
Function
Reserved
RW
7-Bit Volume Unsigned Ratio EQIn-VOL-LR
00b: 0dB
01b: -6dB
10b: -12dB
11b: -18dB
8.51. Index-12h: EQ Output Volume Control
Default: 0001h
Table 66. Index-12h: EQ Output Volume Control
Bit
15:3
2:0
Type
-
Function
Reserved
RW
7-Bit Volume Unsigned Ratio EQOut-VOL-LR
000b: -3dB
100b: 9dB
001b: 0dB
101b: 12dB
010b: 3dB
110b: 15dB
011b: 6dB
111b: 18dB
Hand-Held Multimedia I2S Audio Codec
54
Track ID: JATR-1076-21 Rev. 1.3
ALC5624
Datasheet
8.52. Index-20h: Auto Volume Control Register 0
Default: 0050h
Table 67. Index-20h: Auto Volume Control Register 0
Bit
Type Function
15
RW
Select the Controlled Gain Block for AVC (Default: 00b)
0: Disable AVC
1: Enable AVC to control ADC gain
14:8
7:3
-
Reserved
RW
Monitor Window Control (Unit: 2^(n+1) samples) (Default: 01010b)
00000b: 2^(1) sample
00001b: 2^(2) samples
00010b: 2^(3) samples
…
10000b: 2^(17) samples
…
Others: Reserved.
Maximum n=16
Note: The Monitor Window can only be changed after soft-reset when AVC is enabled.
2:1
0
-
Reserved
RW
AVC Reference Channel Selection (Default: 0b)
0: Left Channel
1: Right Channel
8.53. Index-21h: Auto Volume Control Register 1
Default: 2710h
Table 68. Index-21h: Auto Volume Control Register 1
Bit
15
Type Function
-
Reserved
14:0
RW
The Maximum PCM absolute level after AVC, Thmax (=0 ~ 2^15-1)
8.54. Index-22h: Auto Volume Control Register 2
Default: 0BB8h
Table 69. Index-22h: Auto Volume Control Register 2
Bit
15
Type Function
-
Reserved
14:0
RW
The Minimum PCM absolute level after AVC, Thmin (=0 ~ 2^15-1)
Hand-Held Multimedia I2S Audio Codec
55
Track ID: JATR-1076-21 Rev. 1.3
ALC5624
Datasheet
8.55. Index-23h: Auto Volume Control Register 3
Default: 01F4h
Table 70. Index-23h: Auto Volume Control Register 3
Bit
15
Type Function
-
Reserved
The Non-active PCM absolute level AVC will keep analog unit gain, Thnonact (=0 ~ 2^15-1)
14:0
RW
Note: Initial Index23=0001’h.
8.56. Index-24h: Auto Volume Control Register 4
Default: 0190h
Table 71. Index-24h: Auto Volume Control Register 4
Bit
Type Function
RW The CNTMAXTH1 that controls sensitivity to Gain increase (Unit:2^1)
This value should be less than CNTMAXTH2 (Max:2^17)
15:0
8.57. Index-25h: Auto Volume Control Register 5
Default: 0200h
Table 72. Index-25h: Auto Volume Control Register 5
Bit
Type Function
RW The CNTMAXTH2 to control the sensitivity to decrease Gain (Unit:2^1)
15:0
This value should be less than Monitor Window (Optimized: 1/2 Monitor Window)
(Max:2^17)
Note: CNTMAXTH1 < CNTMAXTH2.
8.58. Index-39h: Digital Internal Register
Default: 9000h
Table 73. Index-39h: Digital Internal Register
Bit
Type Function
15
RW
Pad Drive Capability
0b: Weak drive
1b: Strong drive
Reserved
14:0
RW
Hand-Held Multimedia I2S Audio Codec
56
Track ID: JATR-1076-21 Rev. 1.3
ALC5624
Datasheet
8.59. Index-4Ah: Class-D Temperature Sensor
Default: 4444h
Table 74. Index-4Ah: Class-D Temperature Sensor
Bit
15
Type
RW
Function
Reserved
14:12
RW
RP Channel Temp. Sensor Threshold Setting
001: 35°C
101: 95°C
Reserved
011: 65°C
111: 125°C
11
RW
RW
10:8
RN Channel Temp. Sensor Threshold Setting
001: 35°C
101: 95°C
Reserved
011: 65°C
111: 125°C
7
RW
RW
6:4
LP Channel Temp. Sensor Threshold Setting
001: 35°C
101: 95°C
Reserved
011: 65°C
111: 125°C
3
RW
RW
2:0
LN Channel Temp. Sensor Threshold Setting
001: 35°C
101: 95°C
011: 65°C
111: 125°C
Note: Tolerance: ± 15°C.
8.60. Index-54h: AD_DA_Mixer_Internal Register
Default: E184h
Table 75. Index-54h: AD_DA_Mixer_Internal Register
Bit
15
Type
RW
Function
Reserved
14:13
RW
DAC Reference Source
01: Internal DAC reference (AVDD & DAC reference cannot be bonded together)
11: External DAC reference (AVDD/AGND as DAC reference)
Others: Forbidden
12:3
2:0
RW
RW
Reserved
Temp. Sensor for Threshold Setting
001: 35°C
101: 95°C
011: 65°C
111: 125°C
Note: Tolerance: ± 15°C.
Note: To reduce DAC power consumption, we suggest that Index54=E184’h be initialized.
Hand-Held Multimedia I2S Audio Codec
57
Track ID: JATR-1076-21 Rev. 1.3
ALC5624
Datasheet
8.61. Reg-7Ch: VENDOR ID 1
Default: 10ECh
Table 76. Reg-7Ch: VENDOR ID 1
Name
Bits
Read/Write
Reset State Description
10EC’h Vendor ID=10EC
vender_id1
15:0
R
8.62. Reg-7Eh: VENDOR ID 2
Default: 2003h
Table 77. Reg-7Eh: VENDOR ID 2
Name
Bits
15:8
7:0
Read/Write
Reset State Description
vender_id
device_id2
R
R
10’h
03’h
Device ID=20
Version ID=03
Hand-Held Multimedia I2S Audio Codec
58
Track ID: JATR-1076-21 Rev. 1.3
ALC5624
Datasheet
9. Electrical Characteristics
9.1. DC Characteristics
9.1.1.
Absolute Maximum Ratings
Table 78. Absolute Maximum Ratings
Parameter
Symbol
Min
Typ
Max
Units
Power Supplies
Digital IO Buffer
Digital Core
Analog
Headphone
DVDD1
DVDD2
AVDD1, AVDD2
HPVDD
SPKVDD
Ta
-0.3
-0.3
-0.3
-0.3
-0.3
-25
-
-
-
-
-
-
-
3.63
3.63
3.63
3.63
71
+85
+125
V
V
V
V
Speaker
V
Operating Ambient Temperature
Storage Temperature
oC
oC
Ts
-55
Note 1: SPKVDD=5V with 3.5% duty cycle Power bouncing up to SPKVDD=8V is acceptable.
9.1.2.
Recommended Operating Conditions
Table 79. Recommended Operating Conditions
Parameter
Digital IO Buffer
Digital Core
Analog
Headphone
Speaker
Symbol
DVDD1
DVDD2
Min
1.8
1.8
2.3
2.3
2.3
Typ
3.3
3.3
3.3
3.3
3.3
Max
3.6
3.6
3.6
3.6
5
Units
V
V
V
V
AVDD1, AVDD2
HPVDD
SPKVDD1
V
Note 1: A 10µF Capacitor must be connected from SPKVDD to SPKGND, and should be placed as close as possible to
the SPKVDD pin of the ALC5624.
9.1.3.
Static Characteristics
Table 80. Static Characteristics
Parameter
Input Voltage Range
Low Level Input Voltage
Symbol
VIN
VIL
Min
-0.30
-
Typ
-
-
Max
DVDD+0.30
0.35DVDD
Units
V
V
High Level Input Voltage
VIH
0.65DVDD
-
-
V
High Level Output Voltage
Low Level Output Voltage
Input Leakage Current
Output Leakage Current (Hi-Z)
Output Buffer High Drive Current
Output Buffer Low Drive Current
VMID Internal Serial Resistor
VMID Internal Serial Resistor Ratio
VOH
VOL
0.9DVDD
-
-
-
-
-
V
V
-
-1
-1
-
-
25
95
0.1DVDD
-
-
-
-
-
-
1
1
-
µA
µA
mA
mA
KΩ
%
22
10
50
100
-
75
105
Note: DVDD=3.3V, Tambient=25°C, with 50pF external load.
Hand-Held Multimedia I2S Audio Codec
59
Track ID: JATR-1076-21 Rev. 1.3
ALC5624
Datasheet
9.2. Analog Performance Characteristics
Table 81. Analog Performance Characteristics
Parameter
Min
Typ
Max
Units
Full Scale Input Voltage
Line Inputs
MIC Inputs (Non-Boost)
MIC Inputs (Boost 20dB)
ADC
-
-
-
-
1.0
1.0
0.1
0.7
-
-
-
-
Vrms
Vrms
Vrms
Vrms
Full Scale Output Voltage
MONO Outputs
Headphone Amplifiers Outputs
Speaker Amplifiers Outputs
DAC
-
-
-
-
1.0
1.0
1.3
1.0
-
-
-
-
Vrms
Vrms
Vrms
Vrms
S/N Ratio
(A-Weighted, HPL/R or MONO with 10KΩ/50pF Load)
Stereo DAC
Stereo ADC
-
-
90
85
-
-
dB
dB
Total Harmonic Distortion + Noise
(HPL/R or MONO with 10KΩ/50pF Load)
Stereo DAC
-
-
-85
-80
-
-
dB
dB
Stereo ADC
MIC Boost Amplifier
Gain=20dB
Gain=30dB
18
-
-
20
30
40
22
-
-
dB
dB
dB
Gain=40dB
Input Impedance (Gain=0dB, ADC Mixer=On/Off)
PHONEN (Differential Mode)
MIC1N, MIC2N (Differential Mode)
MIC1P, MIC2P
-
-
-
-
16
16
16
16
-
-
-
-
KΩ
KΩ
KΩ
KΩ
PHONEP
Input Impedance (Gain=0dB, ADC Mixer=On)
LINE_IN
12.8
25.6
16
32
19.2
38.4
KΩ
KΩ
Input Impedance (Gain=0dB, ADC Mixer=Off)
LINE_IN
Output Impedance
MONO_OUT
HP_OUT
SPK_OUT (Class-AB)
SPK_OUT (Class-D)
-
-
-
-
2
2
1
-
-
-
Ω
Ω
Ω
Ω
0.3
0.4
MONO_OUT Amplifier Output Power (32Ω Load)
Single-Ended Mode
BTL Mode
25
75
-
-
-
-
-
-
mW
mW
µA
700
MONO_OUT Amplifier Quiescent Current (32Ω Load)/CH
Hand-Held Multimedia I2S Audio Codec
60
Track ID: JATR-1076-21 Rev. 1.3
ALC5624
Datasheet
Parameter
Min
Typ
Max
Units
MONO_OUT Amplifier Efficiency (fIN=1kHz, 32Ω Load)
Single-Ended Mode (Output Power=25mW)
BTL Mode (Output Power=75mW)
MONO_OUT Amplifier THD+N
Single-Ended Mode (10KΩ Load)
Output Power=0.1mW
50
50
-
-
-
-
%
%
-
-
0.01
0.01
-
-
%
%
BTL Mode (10KΩ Load)
Output Power=0.1mW
MONO_OUT Amplifier PSRR
Headphone Amplifier Output Power (32Ω Load)
Headphone Amplifier Quiescent Current (32Ω Load)
Headphone Amplifier Efficiency
(fIN=1kHz, 32Ω Load, Output Power=25mW)
Headphone Amplifier THD+N (32Ω Load)
Output Power=20mW
-
-
60
-
-
dB
mW
µA
%
31.25
-
700
-
-
-
50
-
-
-
-70
-70
68
-
-
-
dB
dB
dB
Output Power=25mW
Headphone Amplifier PSRR
Class-D BTL Speaker Amplifier Output Power
(SPKVDD=5V with 8Ω Load, 1% THD+N)
(SPKVDD=5V with 8Ω Load, 10% THD+N)
(SPKVDD=5V with 4Ω Load, 1% THD+N)
(SPKVDD=5V with 4Ω Load, 10% THD+N)
Class-D BTL Speaker Amplifier Output Power
(SPKVDD=4.2V with 8Ω Load, 1% THD+N)
(SPKVDD=4.2V with 8Ω Load, 10% THD+N)
(SPKVDD=4.2V with 4Ω Load, 1% THD+N)
(SPKVDD=4.2V with 4Ω Load, 10% THD+N)
BTL Speaker Amplifier Quiescent Current
(8Ω Load, SPKVDD=3.7V)
-
-
-
-
1
-
-
-
-
W
W
W
W
1.2
1.4
1.7
-
-
-
-
0.7
0.9
1
-
-
-
-
W
W
W
W
1.2
-
-
7
4
-
-
mA
mA
Class-AB_Strong
Class-D
BTL Speaker Amplifier Efficiency
(fIN=1kHz, 8Ω Load, Output Power=700mW)
Class-AB
50
-
-
82
-
-
%
%
Class-D
BTL Speaker Amplifier THD+N (8Ω Load, SPKVDD=5V)
Class-AB_Strong
-
-
-70
-70
-
-
dB
dB
Output Power=350mW
Output Power=600mW
Class-D
-
-
-70
-60
-
-
dB
dB
Output Power=350mW
Output Power=600mW
BTL Speaker Amplifier THD+N
Class-AB_Weak (10KΩ/50pF Load)
-
-85
-
dB
Hand-Held Multimedia I2S Audio Codec
61
Track ID: JATR-1076-21 Rev. 1.3
ALC5624
Datasheet
Parameter
Min
Typ
Max
Units
BTL Speaker Amplifier SNR (A-Weighted)
Class-AB_Weak (10KΩ/50pF Load)
BTL Speaker Amplifier PSRR
-
-
-
-
90
65
-
-
-
-
dB
dB
7.4
11.3
mA
mA
Quiescent Playback Current (DAC to HP_OUT with 16Ω Load)
Quiescent Record Current (LINE_IN to ADC)
Power Down Current
I
I
DDA (Analog Block)
DDD (Digital Block)
-
-
-
-
10
1
µA
µA
MICBIAS1 Output Voltage
0.75*AVDD Setting
0.9*AVDD Setting
-
-
-
2.475
2.97
16
-
-
-
V
V
MICBIAS1 and MICBIAS2 Drive Current
MICBIAS2 Output Voltage
0.75*AVDD Setting
mA
-
-
-
2.475
2.97
50
-
-
-
V
V
0.9*AVDD Setting
Vref Pull Up Resistor
KΩ
Note: Standard test conditions:
T
ambient=25°C, DVDD=AVDD1=AVDD2=HPVDD=3.3V, SPKVDD=4.2V.
1kHz input sine wave; PCM Sampling frequency=48kHz; 0dB=1Vrms, Test bench Characterization BW: 10Hz~22kHz,
0dB attenuation; EQ and 3D disabled.
Hand-Held Multimedia I2S Audio Codec
62
Track ID: JATR-1076-21 Rev. 1.3
ALC5624
Datasheet
9.3. Signal Timing
9.3.1. I2C Control Interface
t
t
(10)
(9)
w
w
t
sp
SCLK
SDA
t
(7)
su
t
t
t
(8)
(5)
(6)
h
su
h
Figure 18. I2C Control Interface
Table 82. I2C Timing
Parameter
Symbol
tw(9)
tw(10)
f
Min
1.3
600
0
Typ
Max
Units
µs
ns
Clock Pulse Duration
Clock Pulse Duration
Clock Frequency
Start Hold Time
Data Setup Time
Data Hold Time
Rising Time
-
-
-
-
-
-
-
-
-
-
-
-
400K
-
Hz
ns
th(5)
tsu(7)
th(6)
tr
600
100
-
-
ns
900
300
300
-
ns
-
ns
Falling Time
tf
-
ns
Stop Setup Time
tsu(8)
tsp
600
0
ns
Pulse Width of Spikes Suppressed Input Filter
50
ns
Note: Condition: MCLK > 8MHz.
Hand-Held Multimedia I2S Audio Codec
63
Track ID: JATR-1076-21 Rev. 1.3
ALC5624
Datasheet
9.3.2. I2S/PCM Interface Master Mode
Figure 19. Timing of I2S/PCM Master Mode
Table 83. Timing of I2S/PCM Master Mode
Parameter
Symbol
tLRD
Min
-
Typ
Max
30
30
-
Units
ns
LRCK Output to BCLK Delay
Data Output to BCLK Delay
Data Input Setup Time
Data Input Hold Time
-
-
-
-
tADD
-
ns
tDAS
10
10
ns
tDAH
-
ns
Hand-Held Multimedia I2S Audio Codec
64
Track ID: JATR-1076-21 Rev. 1.3
ALC5624
Datasheet
9.3.3. I2S/PCM Interface Slave Mode
Figure 20. I2S/PCM Slave Mode Timing
Table 84. I2S/PCM Slave Mode Timing
Parameter
Symbol
tBCH
Min
20
20
30
-
Typ
Max
Units
ns
BCLK High Pulse Width
BCLK Low Pulse Width
LRCK Input Setup Time
Data Output to BCLK Delay
Data Input Setup Time
Data Input Hold Time
-
-
-
-
-
-
-
-
tBCL
ns
tLRS
-
ns
tADD
tDAS
30
-
ns
10
10
ns
tDAH
-
ns
Hand-Held Multimedia I2S Audio Codec
65
Track ID: JATR-1076-21 Rev. 1.3
ALC5624
Datasheet
10. Application Circuits
BTL Output
AVDD
AVDD
SPKVDD
AVDD
DVDD
DVDD
ATVDD1
HPVDD1
SPKVDD1
AVDD1
DVDD2
DVDD1
J1
C44
10u
C24
0.1u
C3
C4
C11
0.1u
C12
10u
C2
C1
C7
C8
C13
10u
C14
0.1u
FB1
MONO_DIFF_OUT
I2C_MONO_OUT
I2C_MONO_OUTN
0.1u
10u
10u
0.1u
10u
0.1u
BEAD
FB2
MONON_DIFF_OUT
BEAD
MONO_CON
D1
*NOTE: For SPKVDD by pass cap
,
C12>= 10u is necessary
C5
C6
100P
100P
PESD5V0S2BT
DVDD
FB3
FB4
SPK_OUT_L
J2
I2C_SPK_OUT_LN
I2C_SPK_OUT_L
C10
0.1u
BEAD
BEAD
C9
+
10u
FB5
R1
BEAD
SPKL_CON
0
U1
1
2
4
C15
C16
100P
100P
U2-1
3
OSC 24.576MHz
R2
FB6
SPK_OUT_R
0
2
3
31
J3
MCLK
MONO_OUT
I2C_MONO_OUT
I2C_MONO_OUTN
I2C_SPK_OUT_RN
I2C_SPK_OUT_R
BEAD
32
I2C_EXTCLK
EXTCLK
MONO_OUTN
FB7
R3
0
BITCLK
6
8
5
39
BEAD
SPKR_CON
I2C_BITCLK
I2C_SADC
BIT_CLK
SADC
HP_OUT_L
I2C_HP_OUT_L
I2C_HP_OUT_R
41
HP_OUT_R
C17
C18
100P
I2C_SDAC
SDAC
100P
R4
R5
0
0
SDALRCK10
RESET 11
I2C_SDALRCK
I2C_RESET
SDALRCK
RESET_
35
SPK_OUT_L
I2C_SPK_OUT_L
I2C_SPK_OUT_LN
I2C_SPK_OUT_R
I2C_SPK_OUT_RN
33
SPK_OUT_LN
36
SPK_OUT_R
37
SPK_OUT_RN
21
22
29
30
I2C_MIC1P
I2C_MIC1N
I2C_MIC2P
I2C_MIC2N
MIC1P
MIC1N
MIC2P
MIC2N
ALC5624
Single End Output
28
27
I2C_MIC_BIAS1
MICBIAS
VREF
I2C_MIC_BIAS1
DVDD
19
20
C20
0.1u
C21
4.7u
R7
100k
I2C_PHONEP
I2C_PHONEN
PHONEP
PHONEN
23
24
C22
FB8
HP_OUT1
I2C_LINEL
I2C_LINER
LINE_IN_L
LINE_IN_R
1
2
3
4
5
I2C_HP_OUT_R
I2C_HP_OUT_L
45
GPIO2/IRQ
220u
C23
BEAD
FB9
GPIO2/IRQOUT
13
14
15
16
BEAD
I2C_SCL
SCL
SDA
A1
44
46
47
48
220u
GPIO1
GPIO3
GPIO4
GPIO5
GPIO1
GPIO3
GPIO4
GPIO5
D2
Front
R11
0
I2C_SDA
I2C_A1
R9
4.7k
R10
4.7k
I2C_VSADC
C26
C27
R8
0
PESD5V0S2BT
I2C_AUX4
AUX4
100P
100P
I2C_MIC_BIAS2
12
SADLRCK
MODE_SEL1
DVDD
1
2
3
Single End Input
R12
I2C_A1
I2C_SADLRCK
R15
R13
680
0
CON3
I2C_MIC_BIAS2
I2C_MIC2P
5.6k
C19
4.7u
J6
C28
FB10
BEAD
P
1u
N
D3
C30
100P
MIC2_CON
RGND1
NC
PESD5V0S1BA
RGND2
BEAD
POR1
DVDD
RESET1
10k/NC
RESET2
300/NC
RESET
C37
22p
C33
22p
C31
C29
DGND
AGND
22p
Tied at one point only under the
codec or near the codec
0.1u
Analog Stereo Input
LINE_IN1
C32
FB11
1
2
3
4
5
I2C_LINER
I2C_LINEL
1u
C34
BEAD
FB12
BEAD
1u
C35
C36
D4
100P
100P
PESD5V0S2BT
Differential Input
R16
R14
680
I2C_MIC_BIAS1
5.6k
C25
4.7u
J4
J5
FB13
C38
FB14
P
PHONEP_DIFF_IN
PHONEN_DIFF_IN
I2C_PHONEP
I2C_MIC1P
I2C_MIC1N
BEAD
FB15
BEAD
FB16
1u
C39
N
MIC1_CON
D6
I2C_PHONEN
BEAD
BEAD
PHONE_CON
1u
D5
C40
100P
C41
R6
680
C42
C43
100P
PESD5V0S2BT
100P
100P
PESD5V0S2BT
Hand-Held Multimedia I2S Audio Codec
66
Track ID: JATR-1076-21 Rev. 1.3
ALC5624
Datasheet
11. Mechanical Dimensions
Plastic Quad Flat No-Lead Package 48 Leads 7x7mm Outline
Hand-Held Multimedia I2S Audio Codec
67
Track ID: JATR-1076-21 Rev. 1.3
ALC5624
Datasheet
Symbol
Dimension in mm
Dimension in inch
Nom
Min
0.75
0.00
0.55
Nom
0.85
Max
1.00
0.05
0.80
Min
0.030
0.000
0.022
Max
0.039
0.002
0.032
A
A1
A2
A3
b
0.034
0.02
0.001
0.65
0.026
0.20REF
0.25
0.008REF
0.010
0.18
-
0.30
0.6
0.007
-
0.012
0.024
c
-
-
D/E
D1/E1
D2/E2
e
7.00BSC
6.75BSC
5.05
0.276BSC
0.266BSC
0.199
4.80
5.30
0.189
0.209
0.50BSC
0.40
0.020BSC
0.016
L
0.30
0.2
0.50
-
0.012
0.008
0.020
-
K
-
-
0o
-
-
-
-
-
-
-
14o
0o
-
-
-
-
-
-
-
14o
θ
aaa
bbb
ccc
ddd
eee
fff
-
0.15
0.10
0.10
0.05
0.08
0.10
-
0.006
0.004
0.004
0.002
0.003
0.004
-
-
-
-
-
-
-
-
-
-
Note 1: CONTROLLING DIMENSION: MILLIMETER (mm).
Note 2: REFERENCE DOCUMENT: JEDEC MO-220.
Hand-Held Multimedia I2S Audio Codec
68
Track ID: JATR-1076-21 Rev. 1.3
ALC5624
Datasheet
12. Appendix A: Stereo I2S Clock Table
12.1. Master/Slave Mode
MCLK or
DAC
Sel_
Stereo_i2s_ Stereo_i2s_ Stereo_i2s_
ADC
Stereo_i2s_ Stereo_i2s_
PLL Outputn
sysclk
da_filter_div sclk_div da_wclk_div Sample Rate ad_filter_div ad_wclk_div
Sample Rate
SDALRCKo Reg40[15] Reg62[15:12] Reg60[15:12] Reg60[0] SADLRCKo Reg62[7:4] Reg60[7:4]
*Reg62[11:9] *Reg60[10:8] *Reg62[3:1] *Reg60[3:1]
24576000
24576000
24576000
24576000
24576000
24576000
24576000
22579200
22579200
22579200
22579200
22579200
22579200
22579200
22579200
22579200
8000
0’b/1’b
0’b/1’b
0’b/1’b
0’b/1’b
0’b/1’b
0’b/1’b
0’b/1’b
0’b/1’b
0’b/1’b
0’b/1’b
0’b/1’b
0’b/1’b
0’b/1’b
0’b/1’b
0’b/1’b
0’b/1’b
24
12
12
4
48/96
24/48
24/48
8/16
1’b/0’b
1’b/0’b
1’b/0’b
1’b/0’b
1’b/0’b
1’b/0’b
1’b/0’b
1’b/0’b
1’b/0’b
1’b/0’b
1’b/0’b
1’b/0’b
1’b/0’b
1’b/0’b
1’b/0’b
1’b/0’b
8000
16000
8000
24
/12
24
4
64/32
64/32
16000
16000
48000
48000
48000
48000
11025
11025
22050
22050
22050
44100
44100
44100
44100
128/64
64/32
48000
32000
16000
8000
4
8/16
6
96/48
4
8/16
12
24
16
22
8
192/96
384/192
64/32
4
8/16
16
16
8
32/64
32/64
16/32
16/32
16/32
8/16
11025
8000
88/44
22050
11025
8000
64/32
8
16
22
4
128/64
176/88
64/32
8
4
44100
22050
11025
8000
4
8/16
8
128/64
256/128
352/176
4
8/16
16
22
4
8/16
n: PLL output as System Clock only supports Master Mode.
o: SDALRCK and SADLRCK are output in Master Mode, and are input in Slave Mode.
Hand-Held Multimedia I2S Audio Codec
69
Track ID: JATR-1076-21 Rev. 1.3
ALC5624
Datasheet
13. Ordering Information
Table 85. Ordering Information
Part Number
ALC5624-GR
ALC5624-GRT
Package
Status
MP
QFN-48 in ‘Green’ Package (Tray)
QFN-48 in ‘Green’ Package (Tape & Reel)
MP
Note 1: See page 6 for Green package and version identification.
Note 2: Above parts are tested under AVDD1=AVDD2 =3.3V.
Realtek Semiconductor Corp.
Headquarters
No. 2, Innovation Road II
Hsinchu Science Park, Hsinchu 300, Taiwan
Tel.: +886-3-578-0211. Fax: +886-3-577-6047
www.realtek.com
Hand-Held Multimedia I2S Audio Codec
70
Track ID: JATR-1076-21 Rev. 1.3
相关型号：
©2020 ICPDF网 联系我们和版权申明