LME49724 [TI]
2 通道、50MHz、高保真、高性能、全差动音频运算放大器;
| 型号： | LME49724 |
| 厂家： | 
TEXAS INSTRUMENTS |
| 描述： | 2 通道、50MHz、高保真、高性能、全差动音频运算放大器 放大器 运算放大器 |
| 文件： | 总38页 (文件大小：2713K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
LME49724
www.ti.com
SNAS438A –NOVEMBER 2008–REVISED APRIL 2013
LME49724 High Performance, High Fidelity, Fully-Differential Audio Operational Amplifier
Check for Samples: LME49724
1
FEATURES
DESCRIPTION
The LME49724 is an ultra-low distortion, low noise,
high slew rate fully-differential operational amplifier
optimized and fully specified for high performance,
high fidelity applications. Combining advanced
leading-edge process technology with state of the art
circuit design, the LME49724 fully-differential audio
operational amplifier delivers superior audio signal
amplification for outstanding audio performance. The
LME49724 combines extremely low voltage noise
density (2.1nV/√Hz) with vanishingly low THD+N
(0.00003%) to easily satisfy the most demanding
audio applications. To ensure that the most
challenging loads are driven without compromise, the
LME49724 has a high slew rate of ±18V/μs and an
output current capability of ±80mA. Further, dynamic
range is maximized by an output stage that drives
600Ω loads to 52VP-P while operating on a ±15V
supply voltage.
2
•
Drives 600Ω Loads with Full Output Signal
Swing
•
•
•
•
Optimized for Superior Audio Signal Fidelity
Output Short Circuit Protection
PSRR and CMRR Exceed 100dB (typ)
Available in SO PowerPad Package
APPLICATIONS
•
•
•
Ultra High Quality Audio Amplification
High Fidelity Preamplifiers and Active Filters
Simple Single-Ended to Differential
Conversion
•
•
•
•
State of the Art D-to-A Converters
State of the Art A-to-D input Amplifiers
Professional Audio
The LME49724's outstanding CMRR (102dB), PSRR
(125dB), and VOS (0.2mV) results in excellent
operational amplifier DC performance.
High Fidelity Equalization and Crossover
Networks
•
High Performance Line Drivers and Receivers
The LME49724 has a wide supply range of ±2.5V to
±18V. Over this supply range the LME49724’s input
circuitry maintains excellent common-mode and
power supply rejection, as well as maintaining its low
input bias current. The LME49724 is unity gain
stable. This Fully-Differential Audio Operational
Amplifier achieves outstanding AC performance while
driving complex loads with capacitive values as high
as 100pF.
Table 1. Key Specifications
Power Supply Voltage Range
±2.5V to ±18V
0.00003% (typ)
0.00003% (typ)
2.1nV/√Hz (typ)
±18V/μs (typ)
50 MHz (typ)
125 dB (typ)
60nA (typ)
RL = 2kΩ
THD+N (AV = 1, VOUT = 3VRMS, fIN = 1kHz)
RL = 600Ω
Input Noise Density
Slew Rate
Gain Bandwidth Product
Open Loop Gain (RL = 600Ω)
Input Bias Current
Input Offset Voltage
DC Gain Linearity Error
0.2mV (typ)
0.000009%
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
All trademarks are the property of their respective owners.
2
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Copyright © 2008–2013, Texas Instruments Incorporated
LME49724
SNAS438A –NOVEMBER 2008–REVISED APRIL 2013
www.ti.com
Typical Application
Figure 1. Typical Application Circuit
Connection Diagram
1
2
8
V
V
IN+
IN-
7
ENABLE
V
OCM
-
+
-
3
4
6
5
+
V
V
V
CC
EE
V
OUT+
OUT-
Figure 2. 8-Pin SO PowerPad
See DDA0008B Package
2
Submit Documentation Feedback
Copyright © 2008–2013, Texas Instruments Incorporated
Product Folder Links: LME49724
LME49724
www.ti.com
SNAS438A –NOVEMBER 2008–REVISED APRIL 2013
PIN DESCRIPTIONS
Pin
Name
Pin Function
Type
1
VIN-
Input pin
Analog Input
Sets the output DC voltage. Internally set by a resistor divider to the
midpoint of the voltages on the VCC and VEE pins. Can be forced
externally to a different voltage (50kΩ input impedance).
2
VOCM
Analog Input
3
4
VCC
Positive power supply pin.
Power Supply
Analog Output
Output pin. Signal is inverted relative to VIN-where the feedback loop is
connected.
VOUT+
Output pin. Signal is inverted relative to VIN+ where the feedback loop is
connected.
5
6
VOUT-
VEE
Analog Output
Power Supply
Negative power supply pin or ground for a single supply configuration.
Enables the LME49724 when the voltage is greater than 2.35V above
the voltage on the VEE pin. Disable the LME49724 by connecting to the
same voltage as on the VEE pin which will reduce current consumption to
less than 0.3mA (typ).
7
ENABLE
VIN+
Analog Input
Analog Input
8
Input pin
Exposed pad for improved thermal performance. Connect to the same
potential as the VEE pin or electrically isolate.
Exposed Pad
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
(1)(2)(3)
Absolute Maximum Ratings
Power Supply Voltage
Storage Temperature
Input Voltage
(VS = VCC + |VEE |)
38V
−65°C to 150°C
(VEE) – 0.7V to (VCC) + 0.7V
Continuous
Output Short Circuit
(4)
Power Dissipation
Internally Limited
2000V
(5)
ESD Rating
(6)
ESD Rating
200V
Junction Temperature (TJMAX
)
150°C
Soldering Information
Vapor Phase (60sec.)
Infrared (60sec.)
θJA (MR)
215°C
220°C
Thermal Resistance
49.6°C/W
(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur, including inoperability and degradation of
device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or
other conditions beyond those indicated in the Recommended Operating Conditions is not implied. The Recommended Operating
Conditions indicate conditions at which the device is functional and the device should not be operated beyond such conditions. All
voltages are measured with respect to the ground pin, unless otherwise specified.
(2) The Electrical Characteristics tables list specifications under the listed Recommended Operating Conditions except as otherwise
modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not
ensured.
(3) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and
specifications.
(4) The maximum power dissipation must be derated at elevated temperatures and is dictated by TJMAX, θJA, and the ambient temperature,
TA. The maximum allowable power dissipation is PDMAX = (TJMAX - TA) / θJA or the number given in Absolute Maximum Ratings,
whichever is lower.
(5) Human body model, applicable std. JESD22-A114C.
(6) Machine model, applicable std. JESD22-A115-A.
Copyright © 2008–2013, Texas Instruments Incorporated
Submit Documentation Feedback
3
Product Folder Links: LME49724
LME49724
SNAS438A –NOVEMBER 2008–REVISED APRIL 2013
www.ti.com
(1)(2)
Operating Ratings
Temperature Range
TMIN ≤ TA ≤ TMAX
−40°C ≤ TA ≤ +85°C
±2.5V ≤ VS ≤ ±18V
Supply Voltage Range
(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur, including inoperability and degradation of
device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or
other conditions beyond those indicated in the Recommended Operating Conditions is not implied. The Recommended Operating
Conditions indicate conditions at which the device is functional and the device should not be operated beyond such conditions. All
voltages are measured with respect to the ground pin, unless otherwise specified.
(2) The Electrical Characteristics tables list specifications under the listed Recommended Operating Conditions except as otherwise
modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not
ensured.
(1)(2)
Electrical Characteristics
The following specifications apply for VS = ±15V, RL = 2kΩ, fIN = 1kHz, and TA = 25°C, unless otherwise specified.
LME49724
Units
(Limits)
Symbol
Parameter
Conditions
(3)
(4)
Typical
Limit
POWER SUPPLY
±2.5V
±18V
V (min)
V (max)
VS
Operating Power Supply
VO = 0V, IO = 0mA
ICCQ
Total Quiescent Current
Enable = GND
Enable = VEE
10
0.3
15
0.5
mA (max)
mA (max)
(5)
PSRR
VENIH
VENIL
Power Supply Rejection Ratio
Enable High Input Voltage
Enable Low Input Voltage
VS = ±5V to ±15V
125
95
dB (min)
(6)
Device active, TA = 25°C
VEE + 2.35
VEE + 1.75
V
V
(6)
Device disabled, TA = 25°C
DYNAMIC PERFORMANCE
AV = 1, VOUT = 3VRMS
RL = 2kΩ
RL = 600Ω
THD+N
Total Harmonic Distortion + Noise
0.00003
0.00003
%
0.00009
35
% (max)
AV = 1, VOUT = 3VRMS
Two-tone, 60Hz & 7kHz 4:1
IMD
Intermodulation Distortion
Gain Bandwidth Product
0.0005
50
%
GBWP
MHz (min)
VOUT = 1VP-P, –3dB
FPBW
Full Power Bandwidth
referenced to output magnitude
at f = 1kHz
13
MHz
SR
tS
Sew Rate
RL = 2kΩ
±18
0.2
±13
100
V/μs (min)
μs
AV = –1, 10V step, CL = 100pF
settling time to 0.1%
Settling time
–10V < VOUT < 10V, RL = 600Ω
–10V < VOUT < 10V, RL = 2kΩ
–10V < VOUT < 10V, RL = 10kΩ
125
125
125
dB (min)
dB
AVOL
Open-Loop Voltage Gain
dB
(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur, including inoperability and degradation of
device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or
other conditions beyond those indicated in the Recommended Operating Conditions is not implied. The Recommended Operating
Conditions indicate conditions at which the device is functional and the device should not be operated beyond such conditions. All
voltages are measured with respect to the ground pin, unless otherwise specified.
(2) The Electrical Characteristics tables list specifications under the listed Recommended Operating Conditions except as otherwise
modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not
ensured.
(3) Typical values represent most likely parametric norms at TA = +25ºC, and at the Recommended Operation Conditions at the time of
product characterization and are not ensured.
(4) Datasheet min/max specification limits are specified by test or statistical analysis.
(5) PSRR is measured as follows: VOS is measured at two supply voltages, ±5V and ±15V. PSRR = | 20log(ΔVOS/ΔVS) |.
(6) The ENABLE threshold voltage is determined by VBE voltages and will therefore vary with temperature. The typical values represent the
most likely parametric norms at TA = +25°C.
4
Submit Documentation Feedback
Copyright © 2008–2013, Texas Instruments Incorporated
Product Folder Links: LME49724
LME49724
www.ti.com
SNAS438A –NOVEMBER 2008–REVISED APRIL 2013
Electrical Characteristics (1)(2) (continued)
The following specifications apply for VS = ±15V, RL = 2kΩ, fIN = 1kHz, and TA = 25°C, unless otherwise specified.
LME49724
Units
(Limits)
Symbol
NOISE
Parameter
Conditions
(3)
(4)
Typical
Limit
μVRMS
(max)
Equivalent Input Noise Voltage
Equivalent Input Noise Density
fBW = 20Hz to 20kHz
0.30
0.64
eN
f = 1kHz
f = 10Hz
2.1
3.7
nV/√Hz
(max)
INPUT CHARACTERISTICS
VOS
Offset Voltage
±0.2
0.5
±1
mV (max)
Average Input Offset Voltage Drift vs
Temperature
ΔVOS/ΔTemp
–40°C ≤ TA ≤ 85°C
μV/°C
IB
Input Bias Current
Input Offset Current
VCM = 0V
VCM = 0V
60
10
200
65
nA (max)
nA (max)
IOS
Input Bias Current Drift vs
Temperature
ΔIOS/ΔTemp
–40°C ≤ TA ≤ 85°C
0.1
nA/°C
VCC – 1.5
VEE + 1.5
V (min)
V (min)
VIN-CM
CMRR
Common-Mode Input Voltage Range
±14
Common-Mode Rejection
–10V < VCM < 10V
–10V < VCM < 10V
102
16
95
dB (min)
kΩ
Differential Input Impedance
Common-Mode Input Impedance
ZIN
500
MΩ
OUTPUT CHARACTERISTICS
RL = 600Ω
RL = 2kΩ
RL = 10kΩ
52
52
53
80
50
VP-P (min)
VP-P
VOUTMAX
Maximum Output Voltage Swing
VP-P
IOUT-CC
ROUT
Instantaneous Short Circuit Current
Output Impedance
mA
fIN = 10kHz
Closed-Loop
Open-Loop
0.01
23
Ω
Ω
CLOAD
Capacitive Load Drive Overshoot
CL = 100pF
5
%
Copyright © 2008–2013, Texas Instruments Incorporated
Submit Documentation Feedback
5
Product Folder Links: LME49724
LME49724
SNAS438A –NOVEMBER 2008–REVISED APRIL 2013
www.ti.com
Typical Performance Characteristics
THD+N
vs
THD+N
vs
Frequency
Frequency
VS = ±2.5V, VO = 0.5VRMS, Differential Input
RL = 600Ω, 2kΩ, 10kΩ, 80kHz BW
VS = ±2.5V, VO = 0.8VRMS, Differential Input
RL = 600Ω, 2kΩ, 10kΩ, 80kHz BW
Figure 3.
Figure 4.
THD+N
vs
THD+N
vs
Frequency
Frequency
VS = ±15V, VO = 3VRMS, Differential Input
RL = 600Ω, 2kΩ, 10kΩ, 80kHz BW
VS = ±15V, VO = 10VRMS, Differential Input
RL = 600Ω, 2kΩ, 10kΩ, 80kHz BW
Figure 5.
Figure 6.
THD+N
vs
THD+N
vs
Frequency
Frequency
VS = ±18V, VO = 3VRMS, Differential Input
RL = 600Ω, 2kΩ, 10kΩ, 80kHz BW
VS = ±18V, VO = 10VRMS, Differential Input
RL = 600Ω, 2kΩ, 10kΩ, 80kHz BW
Figure 7.
Figure 8.
6
Submit Documentation Feedback
Copyright © 2008–2013, Texas Instruments Incorporated
Product Folder Links: LME49724
LME49724
www.ti.com
SNAS438A –NOVEMBER 2008–REVISED APRIL 2013
Typical Performance Characteristics (continued)
THD+N
vs
THD+N
vs
Output Voltage
Output Voltage
VS = ±2.5V, RL = 600Ω, Differential Input
f = 20Hz, 1kHz, 20kHz, 80kHz BW
VS = ±15V, RL = 600Ω, Differential Input
f = 20Hz, 1kHz, 20kHz, 80kHz BW
Figure 9.
Figure 10.
THD+N
vs
THD+N
vs
Output Voltage
Output Voltage
VS = ±18V, RL = 600Ω, Differential Input
f = 20Hz, 1kHz, 20kHz, 80kHz BW
VS = ±2.5V, RL = 2kΩ, Differential Input
f = 20Hz, 1kHz, 20kHz, 80kHz BW
Figure 11.
Figure 12.
THD+N
vs
THD+N
vs
Output Voltage
Output Voltage
VS = ±15V, RL = 2kΩ, Differential Input
f = 20Hz, 1kHz, 20kHz, 80kHz BW
VS = ±18V, RL = 2kΩ, Differential Input
f = 20Hz, 1kHz, 20kHz, 80kHz BW
Figure 13.
Figure 14.
Copyright © 2008–2013, Texas Instruments Incorporated
Submit Documentation Feedback
7
Product Folder Links: LME49724
LME49724
SNAS438A –NOVEMBER 2008–REVISED APRIL 2013
www.ti.com
Typical Performance Characteristics (continued)
THD+N
vs
THD+N
vs
Output Voltage
Output Voltage
VS = ±2.5V, RL = 10kΩ, Differential Input
f = 20Hz, 1kHz, 20kHz, 80kHz BW
VS = ±15V, RL = 10kΩ, Differential Input
f = 20Hz, 1kHz, 20kHz, 80kHz BW
Figure 15.
Figure 16.
THD+N
vs
THD+N
vs
Output Voltage
Frequency
VS = ±18V, RL = 10kΩ, Differential Input
f = 20Hz, 1kHz, 20kHz, 80kHz BW
VS = ±2.5V, VO = 0.5VRMS, Single-ended Input
RL = 600Ω, 2kΩ, 10kΩ, 80kHz BW
Figure 17.
Figure 18.
THD+N
THD+N
vs
vs
Frequency
Frequency
VS = ±2.5V, VO = 0.8VRMS, Single-ended Input
RL = 600Ω, 2kΩ, 10kΩ, 80kHz BW
VS = ±15V, VO = 3VRMS, Single-ended Input
RL = 600Ω, 2kΩ, 10kΩ, 80kHz BW
Figure 19.
Figure 20.
8
Submit Documentation Feedback
Copyright © 2008–2013, Texas Instruments Incorporated
Product Folder Links: LME49724
LME49724
www.ti.com
SNAS438A –NOVEMBER 2008–REVISED APRIL 2013
Typical Performance Characteristics (continued)
THD+N
vs
THD+N
vs
Frequency
Frequency
VS = ±15V, VO = 5VRMS, Single-ended Input
RL = 600Ω, 2kΩ, 10kΩ, 80kHz BW
VS = ±18V, VO = 3VRMS, Single-ended Input
RL = 600Ω, 2kΩ, 10kΩ, 80kHz BW
Figure 21.
Figure 22.
THD+N
vs
THD+N
vs
Frequency
Output Voltage
VS = ±18V, VO = 5VRMS, Single-ended Input
RL = 600Ω, 2kΩ, 10kΩ, 80kHz BW
VS = ±2.5V, RL = 600Ω, Single-ended Input
f = 20Hz, 1kHz, 20kHz, 80kHz BW
Figure 23.
Figure 24.
THD+N
vs
THD+N
vs
Output Voltage
Output Voltage
VS = ±15V, RL = 600Ω, Single-ended Input
f = 20Hz, 1kHz, 20kHz, 80kHz BW
VS = ±18V, RL = 600Ω, Single-ended Input
f = 20Hz, 1kHz, 20kHz, 80kHz BW
Figure 25.
Figure 26.
Copyright © 2008–2013, Texas Instruments Incorporated
Submit Documentation Feedback
9
Product Folder Links: LME49724
LME49724
SNAS438A –NOVEMBER 2008–REVISED APRIL 2013
www.ti.com
Typical Performance Characteristics (continued)
THD+N
vs
THD+N
vs
Output Voltage
Output Voltage
VS = ±2.5V, RL = 2kΩ, Single-ended Input
f = 20Hz, 1kHz, 20kHz, 80kHz BW
VS = ±15V, RL = 2kΩ, Single-ended Input
f = 20Hz, 1kHz, 20kHz, 80kHz BW
Figure 27.
Figure 28.
THD+N
vs
THD+N
vs
Output Voltage
Output Voltage
VS = ±18V, RL = 2kΩ, Single-ended Input
f = 20Hz, 1kHz, 20kHz, 80kHz BW
VS = ±2.5V, RL = 10kΩ, Single-ended Input
f = 20Hz, 1kHz, 20kHz, 80kHz BW
Figure 29.
Figure 30.
THD+N
vs
THD+N
vs
Output Voltage
Output Voltage
VS = ±15V, RL = 10kΩ, Single-ended Input
f = 20Hz, 1kHz, 20kHz, 80kHz BW
VS = ±18V, RL = 10kΩ, Single-ended Input
f = 20Hz, 1kHz, 20kHz, 80kHz BW
Figure 31.
Figure 32.
10
Submit Documentation Feedback
Copyright © 2008–2013, Texas Instruments Incorporated
Product Folder Links: LME49724
LME49724
www.ti.com
SNAS438A –NOVEMBER 2008–REVISED APRIL 2013
Typical Performance Characteristics (continued)
PSRR
vs
PSRR
vs
Frequency
Frequency
VS = ±2.5V, RL = 600Ω, Inputs to GND
VRIPPLE = 200mVP-P, 80kHz BW
VS = ±15V, RL = 600Ω, Inputs to GND
VRIPPLE = 200mVP-P, 80kHz BW
Figure 33.
Figure 34.
PSRR
vs
PSRR
vs
Frequency
Frequency
VS = ±18V, RL = 600Ω, Inputs to GND
VRIPPLE = 200mVP-P, 80kHz BW
VS = ±2.5V, RL = 2kΩ, Inputs to GND
VRIPPLE = 200mVP-P, 80kHz BW
Figure 35.
Figure 36.
PSRR
vs
PSRR
vs
Frequency
Frequency
VS = ±15V, RL = 2kΩ, Inputs to GND
VRIPPLE = 200mVP-P, 80kHz BW
VS = ±18V, RL = 2kΩ, Inputs to GND
VRIPPLE = 200mVP-P, 80kHz BW
Figure 37.
Figure 38.
Copyright © 2008–2013, Texas Instruments Incorporated
Submit Documentation Feedback
11
Product Folder Links: LME49724
LME49724
SNAS438A –NOVEMBER 2008–REVISED APRIL 2013
www.ti.com
Typical Performance Characteristics (continued)
PSRR
vs
PSRR
vs
Frequency
Frequency
VS = ±2.5V, RL = 10kΩ, Inputs to GND
VRIPPLE = 200mVP-P, 80kHz BW
VS = ±15V, RL = 10kΩ, Inputs to GND
VRIPPLE = 200mVP-P, 80kHz BW
Figure 39.
Figure 40.
PSRR
vs
CMRR
vs
Frequency
Frequency
VS = ±18V, RL = 10kΩ, Inputs to GND
VRIPPLE = 200mVP-P, 80kHz BW
VS = ±2.5V, VCMRR = 1VP-P
RL = 600Ω, 2kΩ, 10kΩ
Figure 41.
Figure 42.
CMRR
vs
CMRR
vs
Frequency
Frequency
VS = ±15V, VCMRR = 1VP-P
RL = 600Ω, 2kΩ, 10kΩ
VS = ±18V, VCMRR = 1VP-P
RL = 600Ω, 2kΩ, 10kΩ
Figure 43.
Figure 44.
12
Submit Documentation Feedback
Copyright © 2008–2013, Texas Instruments Incorporated
Product Folder Links: LME49724
LME49724
www.ti.com
SNAS438A –NOVEMBER 2008–REVISED APRIL 2013
Typical Performance Characteristics (continued)
Output Voltage
vs
Output Voltage
vs
Load Resistance
Load Resistance
VS = ±2.5V, RL = 500Ω – 10kΩ
THD+N ≤ 1%, 80kHz BW
VS = ±15V, RL = 500Ω – 10kΩ
THD+N ≤ 1%, 80kHz BW
Figure 45.
Figure 46.
Output Voltage
vs
Output Voltage
vs
Supply Voltage
Load Resistance
VS = ±18V, RL = 500Ω – 10kΩ
THD+N ≤ 1%, 80kHz BW
RL = 600Ω, 2kΩ, 10kΩ, THD+N ≤ 1%
80kHz BW
Figure 47.
Figure 48.
Supply Current
vs
Supply Voltage
VIN = 0V, RL = No Load
Figure 49.
Copyright © 2008–2013, Texas Instruments Incorporated
Submit Documentation Feedback
13
Product Folder Links: LME49724
LME49724
SNAS438A –NOVEMBER 2008–REVISED APRIL 2013
www.ti.com
APPLICATION INFORMATION
GENERAL OPERATION
The LME49724 is a fully differential amplifier with an integrated common-mode reference input (VOCM). Fully
differential amplification provides increased noise immunity, high dynamic range, and reduced harmonic
distortion products.
Differential amplifiers typically have high CMRR providing improved immunity from noise. When input, output,
and supply line trace pairs are routed together, noise pick up is common and easily rejected by the LME49724.
CMRR performance is directly proportional to the tolerance and matching of the gain configuring resistors. With
0.1% tolerance resistors the worst case CMRR performance will be about 60dB (20LOG(0.001)).
A differential output has a higher dynamic range than a single-ended output because of the doubling of output
voltage. The dynamic range is increased by 6dB as a result of the outputs being equal in magnitude but opposite
in phase. As an example, a single-ended output with a 1VPP signal will be two 1VPP signals with a differential
output. The increase is 20LOG(2) = 6dB. Differential amplifiers are ideal for low voltage applications because of
the increase in signal amplitude relative to a single-ended amplifier and the resulting improvement in SNR.
Differential amplifiers can also have reduced even order harmonics, all conditions equal, when compared to a
single-ended amplifier. The differential output causes even harmonics to cancel between the two inverted outputs
leaving only the odd harmonics. In practice even harmonics do not cancel completely, however there still is a
reduction in total harmonic distortion.
OUTPUT COMMON-MODE VOLTAGE (VOCM pin)
The output common-mode voltage is the DC voltage on each output. The output common-mode voltage is set by
the VOCM pin. The VOCM pin can be driven by a low impedance source. If no voltage is applied to the VOCM pin,
the DC common-mode output voltage will be set by the internal resistor divider to the midpoint of the voltages on
the VCC and VEE pins. The input impedance of the VOCM pin is 50kΩ. The VOCM pin can be driven up to VCC
-
1.5V and VEE + 1.5V. The VOCM pin should be bypassed to ground with a 0.1μF to 1μF capacitor. The VOCM pin
should be connected to ground when the desired output common-mode voltage is ground reference. The value
of the external capacitor has an effect on the PSRR performance of the LME49724. With the VOCM pin only
bypassed with a low value capacitor, the PSRR performance of the LME49724 will be reduced, especially at low
audio frequencies. For best PSRR performance, the VOCM pin should be connected to stable, clean reference.
Increasing the value of the bypass capacitor on the VOCM pin will also improve PSRR performance.
ENABLE FUNCTION
The LME49724 can be placed into standby mode to reduce system current consumption by driving the ENABLE
pin below VEE + 1.75V. The LME49724 is active when the voltage on the ENABLE pin is above VEE + 2.35V. The
ENABLE pin should not be left floating. For best performance under all conditions, drive the ENABLE pin to the
VEE pin voltage to enter standby mode and to ground for active operation when operating from split supplies.
When operating from a single supply, drive the ENABLE pin to ground for standby mode and to VCC for active
mode.
14
Submit Documentation Feedback
Copyright © 2008–2013, Texas Instruments Incorporated
Product Folder Links: LME49724
LME49724
www.ti.com
SNAS438A –NOVEMBER 2008–REVISED APRIL 2013
FULLY DIFFERENTIAL OPERATION
The LME49724 performs best in a fully differential configuration. The circuit shown in Figure 50 is the typical fully
differential configuration.
Figure 50. Fully Differential Configuration
The closed-loop gain is shown in Equation 1 below.
AV = RF / Ri (V/V)
where
•
•
•
RF1 = RF2
Ri1 = Ri2
Using low value resistors will give the lowest noise performance
(1)
SINGLE-ENDED TO DIFFERENTIAL CONVERSION
For many applications, it is required to convert a single-ended signal to a differential signal. The LME49724 can
be used for a high performance, simple single-to-differential converter. Figure 51 shows the typical single-to-
differential converter circuit configuration.
Figure 51. Single-Ended Input to Differential Output
Copyright © 2008–2013, Texas Instruments Incorporated
Submit Documentation Feedback
15
Product Folder Links: LME49724
LME49724
SNAS438A –NOVEMBER 2008–REVISED APRIL 2013
www.ti.com
SINGLE SUPPLY OPERATION
The LME49724 can be operated from a single power supply, as shown in Figure 52. The supply voltage range is
limited to a minimum of 5V and a maximum of 36V. The common-mode output DC voltage will be set to the
midpoint of the supply voltage. The VOCM pin can be used to adjust the common-mode output DC voltage on the
outputs, as described previously, if the supply voltage midpoint is not the desired DC voltage.
Figure 52. Single Supply Configuration
DRIVING A CAPACITIVE LOAD
The LME49724 is a high speed op amp with excellent phase margin and stability. Capacitive loads up to 100pF
will cause little change in the phase characteristics of the amplifiers and are therefore allowable.
Capacitive loads greater than 100pF must be isolated from the output. The most straightforward way to do this is
to put a resistor in series with the output. This resistor will also prevent excess power dissipation if the output is
accidentally shorted.
THERMAL PCB DESIGN
The LME49724's high operating supply voltage along with its high output current capability can result in
significant power dissipation. For this reason the LME49724 is provided in the exposed DAP SO PowerPad
package for improved thermal dissipation performance compared to other surface mount packages. The exposed
pad is designed to be soldered to a copper plane on the PCB which then acts as a heat sink. The thermal plane
can be on any layer by using multiple thermal vias under and outside the IC package. The vias under the IC
should have solder mask openings for the entire pad under the IC on the top layer but cover the vias on the
bottom layer. This method prevents solder from being pulled away from the thermal vias during the reflow
process resulting in optimum thermal conductivity.
Heat radiation from the PCB plane area is best accomplished when the thermal plane is on the top or bottom
copper layers. The LME49724 should always be soldered down to a copper pad on the PCB for both optimum
thermal performance as well as mechanical stability.
The exposed pad is for heat transfer and the thermal plane should either be electrically isolated or connected to
the same potential as the VEE pin. For high frequency applications (f > 1MHz) or lower impedance loads, the pad
should be connected to a plane that is connected to the VEE potential.
16
Submit Documentation Feedback
Copyright © 2008–2013, Texas Instruments Incorporated
Product Folder Links: LME49724
LME49724
www.ti.com
SNAS438A –NOVEMBER 2008–REVISED APRIL 2013
SUPPLY BYPASSING
The LME49724 should have its supply leads bypassed with low-inductance capacitors such as leadless surface
mount (SMT) capacitors located as close as possible to the supply pins. It is recommended that a 10μF tantalum
or electrolytic capacitor be placed in parallel with a 0.1μF ceramic or film type capacitor on each supply pin.
These capacitors should be star routed with a dedicated ground return plane or large trace for best THD
performance. Placing capacitors too far from the power supply pins, especially with thin connecting traces, can
lead to excessive inductance, resulting in degraded high-frequency bypassing. Poor high-frequency bypassing
can result in circuit instabilities. When using high bandwidth power supplies, the value and number of supply
bypass capacitors should be reduced for optimal power supply performance.
BALANCE CABLE DRIVER
With high peak-to-peak differential output voltage and plenty of low distortion drive current, the LME49724 makes
an excellent balanced cable driver. Combining the single-to-differential configuration with a balanced cable driver
results in a high performance single-ended input to balanced line driver solution.
Although the LME49724 can drive capacitive loads up to 100pF, cable loads exceeding 100pF can cause
instability. For such applications, series resistors are needed on the outputs before the capacitive load.
ANALOG-TO-DIGITAL CONVERTER (ADC) APPLICATION
Figure 53 is a typical fully differential application circuit for driving an analog-to-digital converter (ADC). The
additional components of R5, R6, and C7 are optional components and are for stability and proper ADC sampling.
ADC's commonly use switched capacitor circuitry at the input. When the ADC samples the signal the current
momentarily increases and may disturb the signal integrity at the sample point causing a signal glitch.
Component C7 is significantly larger than the input capacitance of a typical ADC and acts as a charge reservoir
greatly reducing the effect of the signal sample by the ADC. Resistors R5 and R6 decouple the capacitive load,
C7, for stability. The values shown are general values. Specific values should be optimized for the particular ADC
loading requirements.
The output reference voltage from the ADC can be used to drive the VOCM pin to set the common-mode DC
voltage on the outputs of the LME49724. A buffer may be needed to drive the LME49724's VOCM pin if the ADC
cannot drive the 50kΩ input impedance of the VOCM pin.
In order to minimize circuit distortion when using capacitors in the signal path, the capacitors should be
comprised of either NPO ceramic, polystyrene, polypropylene or mica composition. Other types of capacitors
may provide a reduced distortion performance but for a cost improvement, so capacitor selection is dependent
upon design requirements. The performance/cost tradeoff for a specific application is left up to the user.
Copyright © 2008–2013, Texas Instruments Incorporated
Submit Documentation Feedback
17
Product Folder Links: LME49724
LME49724
SNAS438A –NOVEMBER 2008–REVISED APRIL 2013
www.ti.com
* Value is application and converted dependent.
Figure 53. Typical Analog-to-Digital Converter Circuit
DISTORTION MEASUREMENTS
The vanishing low residual distortion produced by the LME49724 is below the capabilities of commercially
available equipment. This makes distortion measurements more difficult than simply connecting a distortion
meter to the amplifier’s inputs and outputs. The solution, however, is quite simple: an additional resistor. Adding
this resistor extends the resolution of the distortion measurement equipment.
The LME49724’s low residual distortion is an input referred internal error. As shown in Figure 54, adding a
resistor connected between the amplifier’s inputs changes the amplifier’s noise gain. The result is that the error
signal (distortion) is increased. Although the amplifier’s closed-loop gain is unaltered, the feedback available to
correct distortion errors is reduced, which means that measurement resolution increases. To ensure minimum
effects on distortion measurements, keep the value of R5 low. The distortion reading on the audio analyzer must
be divided by a factor of (R3 + R4)/R5, where R1 = R2 and R3 = R4, to get the actual measured distortion of the
device under test. The values used for the LME49724 measurements were R1, R2, R3, R4 = 1kΩ and R5 = 20Ω.
This technique is verified by duplicating the measurements with high closed-loop gain and/or making the
measurements at high frequencies. Doing so produces distortion components that are within the measurement
equipment’s capabilities.
18
Submit Documentation Feedback
Copyright © 2008–2013, Texas Instruments Incorporated
Product Folder Links: LME49724
LME49724
www.ti.com
SNAS438A –NOVEMBER 2008–REVISED APRIL 2013
Figure 54. THD+N and IMD Distortion Test Circuit
PERFORMANCE VARIATIONS
The LME49724 has excellent performance with little variation across different supply voltages, load impedances,
and input configuration (single-ended or differential). Inspection of the THD+N vs Frequency and THD+N vs
Output Voltage performance graphs (See Typical Performance Characteristics reveals only minimal differences
with different load values. Figure 55 and Figure 56 below show the performance across different supply voltages
with the same output signal level and load. Figure 55 has plots at ±5V, ±12V, ±15V, and ±18V with a 3VRMS
output while Figure 56 has plots at ±12V, ±15V, and ±18V with a 10VRMS output. Both figures use a 600Ω load.
The performance for each different supply voltage under the same conditions is so similar it is nearly impossible
to discern the different plots lines.
Figure 55. THD+N vs FREQUENCY with RL = 600Ω
VOUT = 3VRMS, Differential Input, 80kHz BW
VS = ±5V, ±12V, ±15V, and ±18V
Copyright © 2008–2013, Texas Instruments Incorporated
Submit Documentation Feedback
19
Product Folder Links: LME49724
LME49724
SNAS438A –NOVEMBER 2008–REVISED APRIL 2013
www.ti.com
Figure 56. THD+N vs FREQUENCY with RL = 600Ω
VOUT = 10VRMS, Differential Input, 80kHz BW
VS = ±12V, ±15V, and ±18V
Whether the input configuration is single-ended or differential has only a minimal affect on THD+N performance
at higher audio frequencies or higher signal levels. For easy comparison, Figure 57 and Figure 58 are a
combination of the performance graphs found in Typical Performance Characteristics.
Figure 57. THD+N vs FREQUENCY with RL = 10kΩ
VOUT = 3VRMS, VS = ±15V, 80kHz BW
Single-ended and Differential Input
20
Submit Documentation Feedback
Copyright © 2008–2013, Texas Instruments Incorporated
Product Folder Links: LME49724
LME49724
www.ti.com
SNAS438A –NOVEMBER 2008–REVISED APRIL 2013
Figure 58. THD+N vs OUTPUT VOLTAGE with RL = 10kΩ
f = 20Hz, 1kHz, 20kHz, VS = ±15V, 80kHz BW
Single-ended and Differential Input
Power Supply Rejection Ratio does not vary with load value nor supply voltage. For easy comparison, Figure 59
and Figure 60 below are created by combining performance graphs found in Typical Performance
Characteristics.
Figure 59. PSRR vs FREQUENCY with RL = 600Ω
VS = ±2.5V, ±15V, and ±18V, 80kHz BW
Copyright © 2008–2013, Texas Instruments Incorporated
Submit Documentation Feedback
21
Product Folder Links: LME49724
LME49724
SNAS438A –NOVEMBER 2008–REVISED APRIL 2013
www.ti.com
Figure 60. PSRR vs FREQUENCY with VS = ±15V
RL = 600Ω, 2kΩ, and 10kΩ, 80kHz BW
Although supply current may not be a critical specification for many applications, there is also no real variation in
supply current with no load or with a 600Ω load. This is a result of the extremely low offset voltage, typically less
than 1mV. Figure 61 shows the supply current under the two conditions with no real difference discernable.
Figure 61. Supply Current vs Supply Voltage
RL = No Load and 600Ω
22
Submit Documentation Feedback
Copyright © 2008–2013, Texas Instruments Incorporated
Product Folder Links: LME49724
LME49724
www.ti.com
SNAS438A –NOVEMBER 2008–REVISED APRIL 2013
Demo Board Schematic
Figure 62. Demonstration Board Circuit
Build of Materials
Table 2. Reference Demo Board Bill of Materials
Designator
R1, R2, R3, R4
R5, R6
Value
1kΩ
Tolerance
1%
Part Description
1/8W, 0603 Resistor
Comment
40.2Ω
1000pF
0.1μF
10μF
1%
1/8W, 0603 Resistor
C1, C2
10%
0603, NPO Ceramic Capacitor, 50V
0603, Y5V Ceramic Capacitor, 25V
Size C (6032), Tantalum Capacitor, 25V
0805, NPO Ceramic Capacitor, 50V
LME49724MR
C3, C4, C8, C9
C5, C6
–20%, +80%
20%
C7
2700pF
10%
U1
J1, J2, J3, J4
J5
SMA coaxial connector
Inputs & Outputs
VDD, VEE, GND
0.100" 1x3 header, vertical mount
J6, J7, J8, J9, J10
,
Inputs, Outputs, VOCM
Enable
,
0.100" 1x2 header, vertical mount
J11
Copyright © 2008–2013, Texas Instruments Incorporated
Submit Documentation Feedback
23
Product Folder Links: LME49724
LME49724
SNAS438A –NOVEMBER 2008–REVISED APRIL 2013
www.ti.com
REVISION HISTORY
Rev
1.0
A
Date
Description
11/12/08
04/04/13
Initial release.
Changed layout of National Data Sheet to TI format.
24
Submit Documentation Feedback
Copyright © 2008–2013, Texas Instruments Incorporated
Product Folder Links: LME49724
PACKAGE OPTION ADDENDUM
www.ti.com
30-Jun-2016
PACKAGING INFORMATION
Orderable Device
LME49724MR/NOPB
LME49724MRX/NOPB
Status Package Type Package Pins Package
Eco Plan
Lead/Ball Finish
MSL Peak Temp
Op Temp (°C)
-40 to 85
Device Marking
Samples
Drawing
Qty
(1)
(2)
(6)
(3)
(4/5)
ACTIVE SO PowerPAD
DDA
8
8
95
Green (RoHS
& no Sb/Br)
CU SN
Level-3-260C-168 HR
L49724
MR
ACTIVE SO PowerPAD
DDA
2500
Green (RoHS
& no Sb/Br)
CU SN
Level-3-260C-168 HR
-40 to 85
L49724
MR
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability
information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that
lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between
the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight
in homogeneous material)
(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish
value exceeds the maximum column width.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
Addendum-Page 1
PACKAGE OPTION ADDENDUM
www.ti.com
30-Jun-2016
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
Addendum-Page 2
PACKAGE MATERIALS INFORMATION
www.ti.com
8-Apr-2013
TAPE AND REEL INFORMATION
*All dimensions are nominal
Device
Package Package Pins
Type Drawing
SPQ
Reel
Reel
A0
B0
K0
P1
W
Pin1
Diameter Width (mm) (mm) (mm) (mm) (mm) Quadrant
(mm) W1 (mm)
LME49724MRX/NOPB
SO
Power
PAD
DDA
8
2500
330.0
12.4
6.5
5.4
2.0
8.0
12.0
Q1
Pack Materials-Page 1
PACKAGE MATERIALS INFORMATION
www.ti.com
8-Apr-2013
*All dimensions are nominal
Device
Package Type Package Drawing Pins
SO PowerPAD DDA
SPQ
Length (mm) Width (mm) Height (mm)
367.0 367.0 35.0
LME49724MRX/NOPB
8
2500
Pack Materials-Page 2
GENERIC PACKAGE VIEW
DDA 8
PowerPADTM SOIC - 1.7 mm max height
PLASTIC SMALL OUTLINE
Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.
4202561/G
PACKAGE OPTION ADDENDUM
www.ti.com
10-Dec-2020
PACKAGING INFORMATION
Orderable Device
Status Package Type Package Pins Package
Eco Plan
Lead finish/
Ball material
MSL Peak Temp
Op Temp (°C)
Device Marking
Samples
Drawing
Qty
(1)
(2)
(3)
(4/5)
(6)
LME49724MR/NOPB
LME49724MRX/NOPB
ACTIVE SO PowerPAD
DDA
8
8
95
RoHS & Green
SN
Level-3-260C-168 HR
Level-3-260C-168 HR
-40 to 85
-40 to 85
L49724
MR
ACTIVE SO PowerPAD
DDA
2500 RoHS & Green
SN
L49724
MR
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based
flame retardants must also meet the <=1000ppm threshold requirement.
(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
(6)
Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two
lines if the finish value exceeds the maximum column width.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
Addendum-Page 1
PACKAGE OPTION ADDENDUM
www.ti.com
10-Dec-2020
Addendum-Page 2
PACKAGE MATERIALS INFORMATION
www.ti.com
9-Aug-2022
TAPE AND REEL INFORMATION
REEL DIMENSIONS
TAPE DIMENSIONS
K0
P1
W
B0
Reel
Diameter
Cavity
A0
A0 Dimension designed to accommodate the component width
B0 Dimension designed to accommodate the component length
K0 Dimension designed to accommodate the component thickness
Overall width of the carrier tape
W
P1 Pitch between successive cavity centers
Reel Width (W1)
QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE
Sprocket Holes
Q1 Q2
Q3 Q4
Q1 Q2
Q3 Q4
User Direction of Feed
Pocket Quadrants
*All dimensions are nominal
Device
Package Package Pins
Type Drawing
SPQ
Reel
Reel
A0
B0
K0
P1
W
Pin1
Diameter Width (mm) (mm) (mm) (mm) (mm) Quadrant
(mm) W1 (mm)
LME49724MRX/NOPB
SO
DDA
8
2500
330.0
12.4
6.5
5.4
2.0
8.0
12.0
Q1
PowerPAD
Pack Materials-Page 1
PACKAGE MATERIALS INFORMATION
www.ti.com
9-Aug-2022
TAPE AND REEL BOX DIMENSIONS
Width (mm)
H
W
L
*All dimensions are nominal
Device
Package Type Package Drawing Pins
SO PowerPAD DDA
SPQ
Length (mm) Width (mm) Height (mm)
356.0 356.0 35.0
LME49724MRX/NOPB
8
2500
Pack Materials-Page 2
PACKAGE MATERIALS INFORMATION
www.ti.com
9-Aug-2022
TUBE
T - Tube
height
L - Tube length
W - Tube
width
B - Alignment groove width
*All dimensions are nominal
Device
Package Name Package Type
DDA HSOIC
Pins
SPQ
L (mm)
W (mm)
T (µm)
B (mm)
LME49724MR/NOPB
8
95
495
8
4064
3.05
Pack Materials-Page 3
PACKAGE OUTLINE
DDA0008B
PowerPADTM SOIC - 1.7 mm max height
S
C
A
L
E
2
.
4
0
0
PLASTIC SMALL OUTLINE
C
6.2
5.8
TYP
SEATING PLANE
A
PIN 1 ID
AREA
0.1 C
6X 1.27
8
1
2X
5.0
4.8
3.81
NOTE 3
4
5
0.51
8X
0.31
4.0
3.8
1.7 MAX
B
0.25
C A B
NOTE 4
0.25
0.10
TYP
SEE DETAIL A
5
4
EXPOSED
THERMAL PAD
0.25
3.4
2.8
9
GAGE PLANE
0.15
0.00
0 - 8
1.27
0.40
1
8
DETAIL A
TYPICAL
2.71
2.11
4214849/A 08/2016
PowerPAD is a trademark of Texas Instruments.
NOTES:
1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing
per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MS-012.
www.ti.com
EXAMPLE BOARD LAYOUT
DDA0008B
PowerPADTM SOIC - 1.7 mm max height
PLASTIC SMALL OUTLINE
(2.95)
NOTE 9
SOLDER MASK
DEFINED PAD
(2.71)
SOLDER MASK
OPENING
SEE DETAILS
8X (1.55)
1
8
8X (0.6)
(3.4)
SOLDER MASK
OPENING
TYP
9
SYMM
(1.3)
(4.9)
NOTE 9
6X (1.27)
5
4
(R0.05) TYP
METAL COVERED
BY SOLDER MASK
SYMM
(5.4)
(
0.2) TYP
VIA
(1.3) TYP
LAND PATTERN EXAMPLE
SCALE:10X
0.07 MIN
ALL AROUND
0.07 MAX
ALL AROUND
METAL UNDER
SOLDER MASK
SOLDER MASK
OPENING
SOLDER MASK
OPENING
METAL
SOLDER MASK
DEFINED
NON SOLDER MASK
DEFINED
SOLDER MASK DETAILS
PADS 1-8
4214849/A 08/2016
NOTES: (continued)
6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature
numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
9. Size of metal pad may vary due to creepage requirement.
10. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown
on this view. It is recommended that vias under paste be filled, plugged or tented.
www.ti.com
EXAMPLE STENCIL DESIGN
DDA0008B
PowerPADTM SOIC - 1.7 mm max height
PLASTIC SMALL OUTLINE
(2.71)
BASED ON
0.125 THICK
STENCIL
8X (1.55)
(R0.05) TYP
8
1
8X (0.6)
(3.4)
BASED ON
0.125 THICK
STENCIL
SYMM
9
6X (1.27)
5
4
METAL COVERED
BY SOLDER MASK
SYMM
(5.4)
SEE TABLE FOR
DIFFERENT OPENINGS
FOR OTHER STENCIL
THICKNESSES
SOLDER PASTE EXAMPLE
EXPOSED PAD
100% PRINTED SOLDER COVERAGE BY AREA
SCALE:10X
STENCIL
THICKNESS
SOLDER STENCIL
OPENING
0.1
3.03 X 3.80
2.71 X 3.40 (SHOWN)
2.47 X 3.10
0.125
0.150
0.175
2.29 X 2.87
4214849/A 08/2016
NOTES: (continued)
11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
design recommendations.
12. Board assembly site may have different recommendations for stencil design.
www.ti.com
IMPORTANT NOTICE AND DISCLAIMER
TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE
DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS”
AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY
IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD
PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate
TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable
standards, and any other safety, security, regulatory or other requirements.
These resources are subject to change without notice. TI grants you permission to use these resources only for development of an
application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license
is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you
will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these
resources.
TI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with
such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for
TI products.
TI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2022, Texas Instruments Incorporated
相关型号：
©2020 ICPDF网 联系我们和版权申明