THS6002EVM [TI]

DUAL DIFFERENTIAL LINE DRIVERS AND RECEIVERS; 双路差动线路驱动器和接收
THS6002EVM
型号: THS6002EVM
厂家: TEXAS INSTRUMENTS    TEXAS INSTRUMENTS
描述:

DUAL DIFFERENTIAL LINE DRIVERS AND RECEIVERS
双路差动线路驱动器和接收

驱动器
文件: 总40页 (文件大小:716K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
THS6002  
DUAL DIFFERENTIAL LINE DRIVERS AND RECEIVERS  
SLOS202D– JANUARY 1998– REVISED JULY 1999  
DWP PACKAGE  
(TOP VIEW)  
ADSL Differential Line Driver and Receiver  
Driver Features  
– 140 MHz Bandwidth (–3dB) With  
25-Load  
– 315 MHz Bandwidth (–3dB) With  
100-Load  
– 1000 V/µs Slew Rate, G = 2  
– 400 mA Output Current Minimum Into  
25-Load  
1
2
3
4
5
6
7
8
9
10  
20  
19  
18  
17  
16  
15  
14  
13  
12  
11  
V
V
CC  
CC  
D1 OUT  
D2 OUT  
V
D2 IN+  
D2 IN–  
R2 IN–  
R2 IN+  
V
+
+
CC  
CC  
D1 IN+  
D1 IN–  
R1 IN–  
R1 IN+  
V
+
– –72 dB 3rd Order Harmonic Distortion at  
CC  
V
+
CC  
R1 OUT  
V
R2 OUT  
V
f = 1 MHz, 25-Load, and 20 V  
O(PP)  
CC  
CC  
Receiver Features  
– 330 MHz Bandwidth (–3dB)  
– 900 V/µs Slew Rate at G = 2  
76 dB 3rd Order Harmonic Distortion at  
f = 1 MHz, 150-Load, and 20 V  
O(PP)  
Wide Supply Range ±4.5 V to ±16 V  
Cross Section View Showing PowerPAD  
Available in the PowerPAD Package  
Improved Replacement for AD816 or  
EL1501  
Evaluation Module Available  
description  
The THS6002 contains two high-current, high-speed drivers and two high-speed receivers. These drivers and  
receivers can be configured differentially for driving and receiving signals over low-impedance lines. The  
THS6002 is ideally suited for asymmetrical digital subscriber line (ADSL) applications where it supports the  
high-peak voltage and current requirements of that application. Both the drivers and the receivers are current  
feedback amplifiers designed for the high slew rates necessary to support low total harmonic distortion (THD)  
in ADSL applications. Separate power supply connections for each driver are provided to minimize crosstalk.  
HIGH-SPEED xDSL LINE DRIVER/RECEIVER FAMILY  
THD  
f = 1 MHz  
(dB)  
V
BW  
(MHz)  
SR  
(V/µs)  
I
O
(mA)  
n
DEVICE  
DRIVER RECEIVER 5 V ±5 V ±15 V  
(nV/Hz)  
THS6002  
THS6012  
THS6022  
THS6062  
THS7002  
140  
140  
210  
100  
70  
1000  
1300  
1900  
100  
–62  
–65  
–66  
–72  
–84  
500  
500  
250  
90  
1.7  
1.7  
1.7  
1.6  
2.0  
100  
25  
CAUTION: The THS6002 provides ESD protection circuitry. However, permanent damage can still occur if this device is subjected  
to high-energy electrostatic discharges. Proper ESD precautions are recommended to avoid any performance degradation or loss  
of functionality.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
PowerPAD is a trademark of Texas Instruments Incorporated.  
Copyright 1999, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
THS6002  
DUAL DIFFERENTIAL LINE DRIVERS AND RECEIVERS  
SLOS202D– JANUARY 1998– REVISED JULY 1999  
description (continued)  
The THS6002 is packaged in the patented PowerPAD package. This package provides outstanding thermal  
characteristics in a small footprint package, which is fully compatible with automated surface mount assembly  
procedures. Theexposedthermalpadontheundersideofthepackageisindirectcontactwiththedie. Bysimply  
soldering the pad to the PWB copper and using other thermal outlets, the heat is conducted away from the  
junction.  
AVAILABLE OPTIONS  
PACKAGED DEVICE  
PowerPAD PLASTIC  
SMALL OUTLINE  
(DWP)  
T
A
EVALUATION  
MODULE  
0°C to 70°C  
THS6002CDWP  
THS6002IDWP  
THS6002EVM  
40°C to 85°C  
TheDWP packages are available taped and reeled. Add an R suffix to the  
device type (i.e., THS6002CDWPR)  
absolute maximum ratings over operating free-air temperature (unless otherwise noted)  
Supply voltage, V  
to V  
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33 V  
CC–  
CC+  
Input voltage, V (driver and receiver) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±V  
I
CC  
Output current, I (driver) (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 800 mA  
O
Output current, I (receiver) (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 150 mA  
O
Differential input voltage, V (driver and receiver) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 V  
ID  
Continuous total power dissipation at (or below) T = 25°C (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . 5.8 W  
Operating free air temperature, T . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40°C to 85°C  
Storage temperature, T  
A
A
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65°C to 125°C  
stg  
Lead temperature, 1,6 mm (1/16 inch) from case for 10 seconds . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 300°C  
Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and  
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not  
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.  
NOTE 1: The THS6002 incorporates a PowerPad on the underside of the chip. This acts as a heatsink and must be connected to a thermal  
dissipation plane for proper power dissipation. Failure to do so can result in exceeding the maximum junction temperature, which could  
permanently damage the device. See the Thermal Information section of this document for more information about PowerPad  
technology.  
recommended operating conditions  
MIN  
±4.5  
9
TYP  
MAX  
±16  
32  
UNIT  
Split supply  
Single supply  
C suffix  
Supply voltage, V  
and V  
V
CC+  
CC–  
0
70  
Operating free-air temperature, T  
°C  
A
I suffix  
40  
85  
2
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
THS6002  
DUAL DIFFERENTIAL LINE DRIVERS AND RECEIVERS  
SLOS202D– JANUARY 1998– REVISED JULY 1999  
functional block diagram  
Driver 1  
3
V
CC  
+
4
5
D1 IN+  
D1 IN–  
+
2
D1 OUT  
_
1
V
V
+
CC  
Driver 2  
18  
CC  
17  
16  
+
D2 IN+  
D2 IN–  
19  
20  
D2 OUT  
_
V
CC  
Receiver 1  
8
9
V
CC  
+
7
6
+
_
R1 IN+  
R1 IN–  
R1 OUT  
10  
13  
V
CC  
Receiver 2  
V
CC  
+
14  
15  
+
_
R2 IN+  
R2 IN–  
12  
11  
R2 OUT  
V
CC  
3
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
THS6002  
DUAL DIFFERENTIAL LINE DRIVERS AND RECEIVERS  
SLOS202D– JANUARY 1998– REVISED JULY 1999  
DRIVER  
electrical characteristics, V  
= ±15 V, R = 25 , R = 1 k, T = 25°C (unless otherwise noted)  
L F A  
CC  
PARAMETER  
TEST CONDITIONS  
Split supply  
Single supply  
MIN  
±4.5  
9
TYP  
MAX  
±16.5  
33  
UNIT  
V
CC  
Power supply operating range  
V
3
to  
2.8  
3.2  
to  
–3  
V
CC  
V
CC  
V
CC  
V
CC  
= ±5 V  
= ±15 V  
= ±5 V  
= ±15 V  
Single ended  
Differential  
R
R
= 25 Ω  
V
V
L
L
11.8  
to  
–11.5  
12.5  
to  
–12.2  
V
O
Output voltage swing  
6
to  
5.6  
6.4  
to  
–6  
= 50 Ω  
23.6  
to  
23 24.4  
25  
to  
V
V
= ±5 V  
±3.6 ±3.7  
CC  
V
V
Common-mode input voltage range  
V
ICR  
= ±15 V  
±13.4 ±13.5  
CC  
T
= 25°C  
2
5
7
A
Input offset voltage  
V
CC  
V
CC  
V
CC  
V
CC  
= ±5 V or ±15 V  
= ±5 V or ±15 V,  
= ±5 V or ±15 V  
= ±5 V or ±15 V,  
mV  
IO  
T
A
= full range  
= full range  
= 25°C  
Input offset voltage drift  
T
A
20 µV/°C  
T
A
1.5  
4
Differential input offset voltage  
Differential input offset voltage drift  
mV  
5
T
A
= full range  
= full range  
= 25°C  
T
A
10 µV/°C  
T
A
3
4
9
µA  
12  
Negative  
T
A
= full range  
= 25°C  
T
A
10  
µA  
12  
I
IB  
Input bias current  
Positive  
V
CC  
= ±5 V or ±15 V  
T
A
= full range  
= 25°C  
T
A
1.5  
8
µA  
11  
Differential  
T
A
= full range  
= 5 Ω  
V
V
= ±5 V,  
R
500  
CC  
L
L
I
I
Output current (see Note 2)  
mA  
mA  
MΩ  
O
= ±15 V,  
R
= 25 Ω  
400  
62  
500  
800  
1.5  
5
CC  
Short-circuit output current (see Note 2)  
Open loop transresistance  
OS  
V
V
= ±5 V  
CC  
= ±15 V  
CC  
Common-mode rejection ratio  
70  
CMRR  
V
CC  
= ±5 V or ±15 V,  
T
A
= full range  
dB  
dB  
Differential common-mode rejection ratio  
100  
Crosstalk  
Driver to driver  
V = 200 mV,  
I
f = 1 MHz  
62  
Full range is 0°C to 70°C for the THS6002C and 40°C to 85°C for the THS6002I.  
NOTE 2: A heat sink is required to keep the junction temperature below absolute maximum when an output is heavily loaded or shorted. See  
absolute maximum ratings and Thermal Information section.  
4
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
THS6002  
DUAL DIFFERENTIAL LINE DRIVERS AND RECEIVERS  
SLOS202D– JANUARY 1998– REVISED JULY 1999  
DRIVER  
electrical characteristics, V  
(continued)  
= ±15 V, R = 25 , R = 1 k, T = 25°C (unless otherwise noted)  
CC  
L
F
A
PARAMETER  
TEST CONDITIONS  
MIN  
68  
65  
64  
62  
TYP  
MAX  
UNIT  
T
= 25°C  
74  
A
V
= ±5 V  
dB  
CC  
T
A
= full range  
= 25°C  
PSRR  
Power supply rejection ratio  
T
72  
A
V
CC  
= ±15 V  
dB  
T
A
= full range  
C
R
R
Differential input capacitance  
Input resistance  
1.4  
300  
13  
pF  
kΩ  
I
I
Output resistance  
Open loop  
O
T
= 25°C  
8.5  
10  
12  
13  
15  
A
V
= ±5 V  
CC  
CC  
T
A
= full range  
= 25°C  
I
Quiescent current  
mA  
CC  
T
A
11.5  
V
= ±15 V  
T
A
= full range  
Full range is 0°C to 70°C for the THS6002C and 40°C to 85°C for the THS6002I.  
operating characteristics, V  
= ±15 V, R = 25 , R = 1 k, T = 25°C (unless otherwise noted)  
CC  
L
F
A
PARAMETER  
TEST CONDITIONS  
MIN  
TYP  
1000  
70  
MAX  
UNIT  
V/µs  
ns  
SR  
Differential slew rate  
Settling time to 0.1%  
V
= 20 V  
,
G = 2  
G = 2  
O
(PP)  
t
s
0 V to 10 V Step,  
= 20 V,R = 4 k,  
V
O(PP)  
G = 5,  
F
THD  
Total harmonic distortion  
Input voltage noise  
62  
1.7  
dBc  
f = 1 MHz  
V
= ±5 V or ±15 V,  
f = 10 kHz,  
Single-ended  
CC  
G = 2,  
V
n
nV/Hz  
Positive (IN+)  
Negative (IN–)  
11.5  
16  
V = ±5 V or ±15 V,  
CC  
G = 2  
f = 10 kHz,  
I
n
Input noise current  
pA/Hz  
V
V
= ±5 V  
90  
110  
140  
MHz  
MHz  
V = 200 mV, G = 1,  
CC  
I
R
= 680 Ω  
= ±15 V  
110  
F
CC  
V = 200 mV, G = 2,  
I
V
CC  
V
CC  
V
CC  
= ±15 V  
= ±15 V  
= ±15 V  
120  
315  
265  
MHz  
MHz  
MHz  
R
= 620 Ω  
F
Small-signal bandwidth (–3 dB)  
V = 200 mV, G = 1,  
I
F
BW  
R
= 820 ,  
R = 100 Ω  
L
V = 200 mV, G = 2,  
I
F
R
= 560 ,  
R = 100 Ω  
L
V
V
= ±5 V  
30  
40  
V = 200 mV, G = 1,  
CC  
I
Bandwidth for 0.1 dB flatness  
Full power bandwidth (see Note 3)  
Differential gain error  
MHz  
MHz  
R
= 680 Ω  
= ±15 V  
F
CC  
V
O
= 20 V  
16  
(PP)  
V
CC  
V
CC  
V
CC  
V
CC  
= ±5 V  
= ±15 V  
= ±5 V  
= ±15 V  
0.04%  
0.05%  
0.07°  
0.08°  
G = 2,  
NTSC,  
A
D
R
= 150 , 40 IRE  
L
G = 2,  
NTSC,  
φ
D
Differential phase error  
R
= 150 , 40 IRE  
L
NOTE 3: Full power bandwidth = slew rate/2πV  
peak  
5
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
THS6002  
DUAL DIFFERENTIAL LINE DRIVERS AND RECEIVERS  
SLOS202D– JANUARY 1998– REVISED JULY 1999  
RECEIVER  
electrical characteristics, V  
= ±15 V, R = 150 , R = 1 k, T = 25°C (unless otherwise noted)  
CC  
L
F
A
PARAMETER  
TEST CONDITIONS  
MIN  
±4.5  
9
TYP  
MAX  
±16.5  
33  
UNIT  
Split supply  
Single supply  
V
V
V
Power supply operating range  
V
CC  
V
CC  
V
CC  
V
CC  
V
CC  
= ±5 V  
= ±15 V  
= ±5 V  
= ±15 V  
±3  
±3.3  
Output voltage swing  
Single ended  
V
V
O
±12.4 ±12.8  
±3.6 ±3.7  
Common-mode input voltage range  
ICR  
±13.4 ±13.5  
T
= 25°C  
1
4
6
A
Single ended  
T
A
= full range  
= 25°C  
V
IO  
Input offset voltage  
V
CC  
= ±5 V or ±15 V  
mV  
T
A
1.5  
4
Differential  
T
A
= full range  
5
Single ended  
Differential  
20  
10  
8
Input offset voltage drift  
V
V
= ±5 V or ±15 V  
= ±5 V or ±15 ,  
µV/°C  
CC  
T
= 25°C  
2
3.5  
1.5  
95  
A
Negative  
Positive  
CC  
T
A
= full range  
= 25°C  
10  
9
T
A
I
Input bias current  
V
V
= ±5 V or ±15 V  
= ±5 V or ±15 V  
µA  
IB  
CC  
T
A
= full range  
= 25°C  
11  
8
T
A
Differential  
CC  
T
A
= full range  
= 25 Ω  
10  
V
V
= ±5 V  
R
R
CC  
L
L
I
I
Output current (see Note 2)  
mA  
mA  
MΩ  
O
= ±15 V  
= 150 Ω  
80  
60  
85  
110  
1.5  
5
CC  
Short-circuit output current (see Note 2)  
Open loop transresistance  
R
= 25 Ω  
OS  
L
V
= ±5 V  
CC  
CC  
V
= ±15 V  
Single ended  
Differential  
70  
CMRR Common-mode rejection ratio  
Crosstalk (receiver to receiver)  
V
CC  
= ±5 V or ±15 V,  
T
A
= full range  
dB  
dB  
100  
V = 200 mV,  
I
f = 1 MHz  
67  
74  
T
A
= 25°C  
66  
63  
65  
62  
V
= ±5 V  
CC  
CC  
T
A
= full range  
= 25°C  
PSRR  
Power supply rejection ratio  
dB  
T
A
72  
V
= ±15 V  
T
A
= full range  
R
C
R
Input resistance  
300  
1.4  
10  
kΩ  
pF  
I
Differential input capacitance  
Output resistance  
I
Open loop  
O
Full range is 0°C to 70°C for the THS6002C and 40°C to 85°C for the THS6002I.  
NOTE 2: A heat sink is required to keepjunctiontemperaturebelowabsolutemaximumwhenanoutputisheavilyloadedorshorted. Seeabsolute  
maximum ratings and Thermal Information section.  
6
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
THS6002  
DUAL DIFFERENTIAL LINE DRIVERS AND RECEIVERS  
SLOS202D– JANUARY 1998– REVISED JULY 1999  
RECEIVER  
electrical characteristics, V  
(continued)  
= ±15 V, R = 150 , R = 1 k, T = 25°C (unless otherwise noted)  
CC  
L
F
A
PARAMETER  
TEST CONDITIONS  
MIN  
TYP  
MAX  
5.5  
7.5  
7
UNIT  
T
= 25°C  
4.2  
A
V
= ±5 V  
CC  
T
A
= full range  
= 25°C  
I
Quiescent current  
mA  
CC  
T
5
A
V
CC  
= ±15 V  
T
A
= full range  
9
Full range is 0°C to 70°C for the THS6002C and 40°C to 85°C for the THS6002I.  
operating characteristics, V  
= ±15 V, R = 150 , R = 1 k, T = 25°C (unless otherwise noted)  
CC  
L
F
A
PARAMETER  
TEST CONDITIONS  
MIN  
TYP  
900  
50  
MAX  
UNIT  
V/µs  
ns  
SR  
Differential slew rate  
Settling time to 0.1%  
V
= 10 V  
,
(PP)  
G = 2  
G = 2  
O
t
s
10 V Step,  
= 20 V,  
V
R = 510 ,  
F
f =1 MHz  
O(PP)  
G = 5,  
THD  
Total harmonic distortion  
Input voltage noise  
68  
1.7  
dBc  
V
CC  
G = 2  
= ±5 V or ±15 V  
f = 10 kHz,  
V
n
nV/Hz  
Positive (IN+)  
Negative (IN–)  
11.5  
16  
V
= ±5 V or ±15 V,  
f = 10 kHz,  
CC  
G = 2  
I
Input current noise  
pA/Hz  
MHz  
n
V
V
= ±5 V  
270  
300  
300  
330  
V = 200 mV,  
G = 1,  
G = 2,  
G = 1,  
CC  
I
R
= 560 Ω  
= ±15 V  
F
CC  
Small-signal bandwidth (–3 dB)  
V = 200 mV,  
I
V
CC  
= ±15 V  
285  
MHz  
BW  
R
= 430 Ω  
F
V
V
= ±5 V  
20  
25  
V = 200 mV,  
CC  
I
Bandwidth for 0.1 dB flatness  
Full power bandwidth (see Note 3)  
Differential gain error  
MHz  
MHz  
R
= 560 Ω  
= ±15 V  
F
CC  
V
O
= 20 V  
14  
(PP)  
V
CC  
V
CC  
V
CC  
V
CC  
= ±5 V  
= ±15 V  
= ±5 V  
= ±15 V  
0.09%  
0.1%  
0.13°  
0.16°  
40 IRE,  
= 150 ,  
G = 2,  
NTSC  
A
D
R
L
40 IRE,  
= 150 ,  
G = 2,  
NTSC  
φ
Differential phase error  
D
R
L
NOTE 3: Full power bandwidth = slew rate/2πV  
peak  
7
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
THS6002  
DUAL DIFFERENTIAL LINE DRIVERS AND RECEIVERS  
SLOS202D– JANUARY 1998– REVISED JULY 1999  
PARAMETER MEASUREMENT INFORMATION  
1 kΩ  
1 kΩ  
1 kΩ  
1 kΩ  
+
+
Driver 1  
Driver 2  
V
O
V
O
V
I
V
I
25 Ω  
25 Ω  
50 Ω  
50 Ω  
Figure 1. Driver Input-to-Output Crosstalk Test Circuit  
1 kΩ  
1 kΩ  
1 kΩ  
1 kΩ  
+
+
Receiver 1  
Receiver 2  
V
O
V
O
V
I
V
I
150 Ω  
150 Ω  
50 Ω  
50 Ω  
Figure 2. Receiver Input-to-Output Crosstalk Test Circuit  
R
R
F
G
15 V  
Driver  
V
O
+
V
I
R
25 Ω  
L
50 Ω  
–15 V  
Figure 3. Driver Test Circuit, Gain = 1 + (R /R )  
F
G
R
R
F
G
15 V  
Receiver  
V
O
V
I
+
R
150 Ω  
L
50 Ω  
–15 V  
Figure 4. Receiver Test Circuit, Gain = 1 + (R /R )  
F
G
8
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
THS6002  
DUAL DIFFERENTIAL LINE DRIVERS AND RECEIVERS  
SLOS202D– JANUARY 1998– REVISED JULY 1999  
TYPICAL CHARACTERISTICS  
Table of Graphs  
FIGURE  
Supply current  
Driver and Receiver  
Driver and Receiver  
Driver and Receiver  
Driver and Receiver  
Driver  
vs Supply voltage  
vs Frequency  
5
6
Input voltage noise  
Input current noise  
vs Frequency  
6
Closed-loop output impedance  
vs Frequency  
7
vs Supply voltage  
vs Supply voltage  
vs Load resistance  
vs Load resistance  
vs Free-air temperature  
vs Free-air temperature  
vs Free-air temperature  
vs Free-air temperature  
vs Free-air temperature  
vs Free-air temperature  
vs Frequency  
8
Peak-to-peak output voltage swing  
Peak-to-peak output voltage  
Input offset voltage  
Receiver  
31  
Driver  
9
Receiver  
32  
Driver  
10  
V
IO  
Receiver  
33  
Driver  
11  
I
IB  
Input bias current  
Receiver  
34  
Driver  
12  
CMMR Common-mode rejection ratio  
Input-to-output crosstalk  
Receiver  
35  
Driver  
13  
Receiver  
vs Frequency  
36  
Driver-to-receiver crosstalk  
Receiver-to-driver crosstalk  
vs Frequency  
14  
vs Frequency  
37  
Driver  
vs Free-air temperature  
vs Free-air temperature  
vs Free-air temperature  
vs Free-air temperature  
vs Frequency  
15  
PSSR  
Power supply rejection ratio  
Supply current  
Receiver  
Driver  
38  
16  
I
CC  
Receiver  
Driver  
39  
17, 18  
40, 41  
19 – 22  
23  
Normalized frequency response  
Receiver  
Driver  
vs Frequency  
Normalized output response  
Single-ended output distortion  
Output distortion  
vs Frequency  
Driver  
vs Output voltage  
vs Output voltage  
Receiver  
Receiver  
42  
Small and large signal frequency response  
43, 44  
24, 25  
26, 27  
45, 46  
47, 48  
24, 25  
26, 27  
45, 46  
47, 48  
28 – 30  
49 – 51  
DC input offset voltage  
Number of 150-loads  
DC input offset voltage  
Number of 150-loads  
DC input offset voltage  
Number of 150-loads  
DC input offset voltage  
Number of 150-loads  
Driver  
Differential gain  
Receiver  
Driver  
Differential phase  
Receiver  
Driver  
Output step response  
Receiver  
9
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
THS6002  
DUAL DIFFERENTIAL LINE DRIVERS AND RECEIVERS  
SLOS202D– JANUARY 1998– REVISED JULY 1999  
TYPICAL CHARACTERISTICS  
DRIVER AND RECEIVER  
DRIVER AND RECEIVER  
SUPPLY CURRENT  
vs  
SUPPLY VOLTAGE  
INPUT VOLTAGE AND CURRENT NOISE  
vs  
FREQUENCY  
12  
11  
10  
9
100  
10  
1
100  
10  
1
V
T
A
= ±15 V  
= 25°C  
CC  
Driver  
8
7
6
5
I
I
Noise  
Noise  
n–  
n+  
Receiver  
4
3
2
T
R
= 25°C  
= 1 kΩ  
A
F
V
n
Noise  
1
0
Gain = +1  
5
6
7
8
9
10  
11 12 13 14 15  
10  
100  
1k  
10k  
100k  
±V  
– Supply Voltage – V  
CC  
f – Frequency – Hz  
Figure 5  
Figure 6  
DRIVER AND RECEIVER  
CLOSED-LOOP OUTPUT IMPEDANCE  
vs  
FREQUENCY  
200  
100  
V
R
= ±15 V  
CC  
= 1 kΩ  
F
Gain = 2  
= 25°C  
T
A
10  
1
V
I(PP)  
= 1 V  
Receiver  
Driver  
0.1  
V
O
1 kΩ  
1 kΩ  
1 kΩ  
+
V
I
THS6002  
1000  
0.01  
50 Ω  
V
I
Z
=
– 1  
o
)
(
V
O
0.001  
100k  
1M  
10M  
100M  
500M  
f – Frequency – Hz  
Figure 7  
10  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
THS6002  
DUAL DIFFERENTIAL LINE DRIVERS AND RECEIVERS  
SLOS202D– JANUARY 1998– REVISED JULY 1999  
TYPICAL CHARACTERISTICS  
DRIVER  
DRIVER  
PEAK-TO-PEAK OUTPUT VOLTAGE SWING  
PEAK-TO-PEAK OUTPUT VOLTAGE  
vs  
vs  
SUPPLY VOLTAGE  
LOAD RESISTANCE  
15  
10  
15  
10  
5
V
= ±15 V  
= ±5 V  
CC  
V
CC  
5
0
T
R
= 25°C  
= 1 kΩ  
A
F
0
Gain = 1  
V
= ±5 V  
–5  
–10  
–15  
CC  
–5  
–10  
–15  
T
R
R
= 25°C  
= 1 kΩ  
= 25 Ω  
A
F
L
V
CC  
= ±15 V  
Gain = 1  
5
6
7
8
9
10  
11 12 13 14 15  
10  
100  
1000  
V
CC  
– Supply Voltage – V  
R
– Load Resistance – Ω  
L
Figure 8  
Figure 9  
DRIVER  
DRIVER  
INPUT OFFSET VOLTAGE  
vs  
INPUT BIAS CURRENT  
vs  
FREE-AIR TEMPERATURE  
FREE-AIR TEMPERATURE  
2
1
5
4
3
G = 1  
= 1 kΩ  
V
I
= ±15 V  
CC  
IB+  
G = 1  
R
F
R
= 1 kΩ  
F
V
= ±5 V  
V
CC  
= ±5 V  
CC  
IB+  
0
I
–1  
–2  
–3  
2
1
0
V
CC  
= ±15 V  
V
I
= ±5 V  
V
I
= ±15 V  
CC  
IB–  
CC  
IB–  
–4  
–5  
–40  
–20  
0
20  
40  
60  
80  
100  
–40  
–20  
0
20  
40  
60  
80  
100  
T
A
– Free-Air Temperature – °C  
T
A
– Free-Air Temperature – °C  
Figure 10  
Figure 11  
11  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
THS6002  
DUAL DIFFERENTIAL LINE DRIVERS AND RECEIVERS  
SLOS202D– JANUARY 1998– REVISED JULY 1999  
TYPICAL CHARACTERISTICS  
DRIVER  
COMMON-MODE REJECTION RATIO  
vs  
DRIVER  
INPUT-TO-OUTPUT CROSSTALK  
vs  
FREE-AIR TEMPERATURE  
FREQUENCY  
80  
75  
70  
0
–10  
–20  
–30  
–40  
V
R
R
= ±15 V  
= 1 kΩ  
= 25 Ω  
CC  
F
L
Gain = 2  
V = 200 mV  
I
See Figure 1  
V
CC  
= ±15 V  
Driver 1 = Output  
Driver 2 = Input  
–50  
–60  
–70  
V
= ±5 V  
CC  
1 kΩ  
65  
60  
1 kΩ  
1 kΩ  
+
V
O
V
I
Driver 1 = Input  
Driver 2 = Output  
1 kΩ  
–80  
–90  
–40  
–20  
0
20  
40  
60  
80  
100k  
1M  
10M  
f – Frequency – Hz  
100M  
500M  
T
A
– Free-Air Temperature – °C  
Figure 12  
Figure 13  
DRIVER  
DRIVER-TO-RECEIVER CROSSTALK  
POWER SUPPLY REJECTION RATIO  
vs  
vs  
FREQUENCY  
FREE-AIR TEMPERATURE  
0
–10  
–20  
–30  
–40  
95  
90  
85  
80  
75  
V
R
= ±15 V  
= 1 kΩ  
CC  
F
G = 1  
= 1 kΩ  
R
F
Gain = 2  
V = 200 mV  
I
See Figures 1 and 2  
Receiver 2 = Output  
Driver 2 = Input  
V
= 15 V  
CC  
Receiver 1 = Output  
Driver 1 = Input  
V
CC  
= 5 V  
–50  
–60  
–70  
V
CC  
= –5 V  
Receiver 1 = Output  
Driver 2 = Input  
V
CC  
= –15 V  
70  
65  
Receiver 2 = Output  
Driver 1 = Input  
–80  
–90  
100k  
1M  
10M  
100M  
500M  
–40  
–20  
0
20  
40  
60  
80  
100  
f – Frequency – Hz  
T
A
– Free-Air Temperature – °C  
Figure 14  
Figure 15  
12  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
THS6002  
DUAL DIFFERENTIAL LINE DRIVERS AND RECEIVERS  
SLOS202D– JANUARY 1998– REVISED JULY 1999  
TYPICAL CHARACTERISTICS  
DRIVER  
DRIVER  
NORMALIZED FREQUENCY RESPONSE  
SUPPLY CURRENT  
vs  
FREE-AIR TEMPERATURE  
vs  
FREQUENCY  
2
1
13  
12  
10  
8
R
= 300 Ω  
F
V
CC  
= ±15 V  
0
–1  
–2  
–3  
V
CC  
= ±5 V  
R
= 510 Ω  
= 750 Ω  
F
R
F
R
= 1 kΩ  
6
F
–4  
–5  
–6  
4
V
= ±15 V  
CC  
V = 200 mV  
I
R
= 25 Ω  
L
2
0
Gain = 1  
= 25°C  
–7  
–8  
T
A
100  
1M  
10M  
100M  
500M  
–40  
–20  
0
20  
40  
60  
80  
100  
f – Frequency – Hz  
T
A
– Free-Air Temperature – °C  
Figure 16  
Figure 17  
DRIVER  
DRIVER  
NORMALIZED FREQUENCY RESPONSE  
NORMALIZED OUTPUT RESPONSE  
vs  
vs  
FREQUENCY  
FREQUENCY  
2
1
R
= 200 Ω  
R
= 360 Ω  
L
F
1
0
0
–1  
–2  
–3  
–4  
–1  
–2  
R
= 100 Ω  
L
–3  
–4  
–5  
R
= 50 Ω  
L
R
= 470 Ω  
F
R
= 25 Ω  
L
–5  
–6  
–7  
R
= 620 Ω  
–6  
–7  
F
V
V
R
= ±15 V  
= 200 mV  
= 25 Ω  
CC  
in  
L
V
R
= ±15 V  
CC  
= 1 kΩ  
–8  
F
Gain = 2  
= 25°C  
Gain = 1  
V = 200 mV  
I
–8  
–9  
–9  
R
= 1 kΩ  
F
T
A
–10  
100K  
1M  
10M  
100M  
500M  
100k  
1M  
10M  
100M  
500M  
f – Frequency – Hz  
f – Frequency – Hz  
Figure 18  
Figure 19  
13  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
THS6002  
DUAL DIFFERENTIAL LINE DRIVERS AND RECEIVERS  
SLOS202D– JANUARY 1998– REVISED JULY 1999  
TYPICAL CHARACTERISTICS  
DRIVER  
DRIVER  
NORMALIZED OUTPUT RESPONSE  
NORMALIZED OUTPUT RESPONSE  
vs  
vs  
FREQUENCY  
FREQUENCY  
1
3
R
= 620 Ω  
F
0
–1  
–2  
–3  
–4  
2
1
R
= 820 Ω  
F
0
–1  
–2  
R
= 1 kΩ  
F
R
R
= 25 Ω  
L
= 200 Ω  
= 100 Ω  
–5  
–6  
–7  
–3  
–4  
–5  
L
R
L
R
= 50 Ω  
L
V
R
= ±15 V  
V
= ±15 V  
R = 100 Ω  
L
CC  
= 1 kΩ  
CC  
F
Gain = 2  
V = 200 mV  
Gain = 1  
V = 200 mV  
–8  
–9  
–6  
–7  
I
I
100k  
1M  
10M  
f – Frequency – Hz  
100M  
500M  
100k  
1M  
10M  
100M  
500M  
f – Frequency – Hz  
Figure 20  
Figure 21  
DRIVER  
DRIVER  
NORMALIZED OUTPUT RESPONSE  
SINGLE-ENDED OUTPUT DISTORTION  
vs  
vs  
FREQUENCY  
OUTPUT VOLTAGE  
0
3
V
R
R
= ±15 V  
= 4 kΩ  
= 25 Ω  
CC  
F
L
R
= 430 Ω  
F
–10  
–20  
–30  
–40  
2
1
f = 1 MHz  
Gain = 5  
0
–1  
–2  
R
= 620 Ω  
F
–50  
–60  
–70  
2nd Harmonic  
R
= 1 kΩ  
F
–3  
–4  
–5  
–6  
V
R
= ±15 V  
= 100 Ω  
CC  
L
3rd Harmonic  
15  
–80  
–90  
Gain = 2  
V = 200 mV  
I
100k  
1M  
10M  
f – Frequency – Hz  
100M  
500M  
0
5
10  
20  
V
– Output Voltage – V  
O(PP)  
Figure 22  
Figure 23  
14  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
THS6002  
DUAL DIFFERENTIAL LINE DRIVERS AND RECEIVERS  
SLOS202D– JANUARY 1998– REVISED JULY 1999  
TYPICAL CHARACTERISTICS  
DRIVER  
DIFFERENTIAL GAIN AND PHASE  
vs  
DC INPUT OFFSET VOLTAGE  
0.05  
0.10  
V
R
R
= ±15 V  
= 150 Ω  
= 1 kΩ  
CC  
L
F
Gain  
0.04  
0.03  
0.02  
0.01  
0
f = 3.58 MHz  
Gain = 2  
40 IRE Modulation  
0.08  
0.06  
0.04  
Phase  
0.02  
0
–0.7 –0.5  
–0.3 –0.1  
0.1  
0.3  
0.5  
0.7  
DC Input Offset Voltage – V  
Figure 24  
DRIVER  
DIFFERENTIAL GAIN AND PHASE  
vs  
DC INPUT OFFSET VOLTAGE  
0.05  
0.10  
0.08  
0.06  
0.04  
V
R
R
= ±5 V  
= 150 Ω  
= 1 kΩ  
CC  
L
F
0.04  
0.03  
0.02  
0.01  
0
f = 3.58 MHz  
Gain = 2  
40 IRE Modulation  
Gain  
Phase  
0.02  
0
–0.7 –0.5  
–0.3 –0.1  
0.1  
0.3  
0.5  
0.7  
DC Input Offset Voltage – V  
Figure 25  
15  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
THS6002  
DUAL DIFFERENTIAL LINE DRIVERS AND RECEIVERS  
SLOS202D– JANUARY 1998– REVISED JULY 1999  
TYPICAL CHARACTERISTICS  
DRIVER  
DIFFERENTIAL GAIN AND PHASE  
vs  
NUMBER OF 150-LOADS  
0.15  
0.25  
0.20  
0.15  
0.10  
V
R
= ±15 V  
CC  
= 1 kΩ  
F
Gain = 2  
0.12  
0.09  
0.06  
0.03  
0
f = 3.58 MHz  
40 IRE Modulation  
100 IRE Ramp  
Phase  
Gain  
0.05  
0
1
2
3
4
5
6
7
8
Number of 150-Loads  
Figure 26  
DRIVER  
DIFFERENTIAL GAIN AND PHASE  
vs  
NUMBER OF 150-LOADS  
0.15  
0.25  
0.20  
0.15  
0.10  
V
R
= ±5 V  
= 1 kΩ  
CC  
F
Gain = 2  
0.12  
0.09  
0.06  
0.03  
0
f = 3.58 MHz  
40 IRE Modulation  
100 IRE Ramp  
Gain  
0.05  
0
Phase  
6
1
2
3
4
5
7
8
Number of 150-Loads  
Figure 27  
16  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
THS6002  
DUAL DIFFERENTIAL LINE DRIVERS AND RECEIVERS  
SLOS202D– JANUARY 1998– REVISED JULY 1999  
TYPICAL CHARACTERISTICS  
DRIVER OUTPUT  
DRIVER OUTPUT  
10 V STEP RESPONSE  
400 mV STEP RESPONSE  
8
6
400  
300  
200  
100  
0
4
2
0
–2  
–4  
–100  
–200  
V
= ±15 V  
CC  
Gain = 2  
V
= ±15 V  
CC  
Gain = 2  
R
R
= 25 Ω  
= 1 kΩ  
L
F
R
R
= 25 Ω  
= 1 kΩ  
L
F
t /t = 5 ns  
r f  
–6  
–8  
–300  
–400  
t /t = 300 ps  
r f  
See Figure 3  
See Figure 3  
0
50 100 150 200 250 300 350 400 450 500  
0
50 100 150 200 250 300 350 400 450 500  
t – Time – ns  
t – Time – ns  
Figure 28  
Figure 29  
DRIVER OUTPUT  
20 V STEP RESPONSE  
16  
12  
8
V
= ±15 V  
CC  
Gain = 5  
R
R
= 25 Ω  
= 2 kΩ  
L
F
t /t = 5 ns  
r f  
See Figure 3  
4
0
–4  
–8  
–12  
–16  
0
50 100 150 200 250 300 350 400 450 500  
t – Time – ns  
Figure 30  
17  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
THS6002  
DUAL DIFFERENTIAL LINE DRIVERS AND RECEIVERS  
SLOS202D– JANUARY 1998– REVISED JULY 1999  
TYPICAL CHARACTERISTICS  
RECEIVER  
RECEIVER  
PEAK-TO-PEAK OUTPUT VOLTAGE SWING  
PEAK-TO-PEAK OUTPUT VOLTAGE  
vs  
vs  
SUPPLY VOLTAGE  
LOAD RESISTANCE  
15  
10  
15  
10  
5
T
R
= 25°C  
= 1 kΩ  
A
F
V
= ±15 V  
= ±5 V  
CC  
Gain = 1  
V
CC  
5
0
0
–5  
–10  
–15  
V
= ±5 V  
–5  
–10  
–15  
CC  
T
R
R
= 25°C  
= 1 kΩ  
= 150 Ω  
A
F
L
V
CC  
= ±15 V  
Gain = 1  
5
6
7
8
9
10  
11 12 13 14 15  
10  
100  
R – Load Resistance – Ω  
L
1000  
V
CC  
– Supply Voltage – V  
Figure 31  
Figure 32  
RECEIVER  
RECEIVER  
INPUT OFFSET VOLTAGE  
vs  
INPUT BIAS CURRENT  
vs  
FREE-AIR TEMPERATURE  
FREE-AIR TEMPERATURE  
0.5  
0
5
4
3
G = 1  
G = 1  
R = 1 kΩ  
F
R
= 1 kΩ  
F
V
I
= ±15 V  
V
CC  
= ±5 V  
CC  
IB+  
–0.5  
V
I
= ±5 V  
CC  
IB+  
–1  
2
1
0
V
CC  
= ±15 V  
V
I
= ±15 V  
CC  
IB–  
V
I
= ±5 V  
CC  
IB–  
–1.5  
–2  
–40  
–20  
0
20  
40  
60  
80  
100  
–40  
–20  
0
20  
40  
60  
80  
100  
T
A
– Free-Air Temperature – °C  
T
A
– Free-Air Temperature – °C  
Figure 33  
Figure 34  
18  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
THS6002  
DUAL DIFFERENTIAL LINE DRIVERS AND RECEIVERS  
SLOS202D– JANUARY 1998– REVISED JULY 1999  
TYPICAL CHARACTERISTICS  
RECEIVER  
RECEIVER  
COMMON-MODE REJECTION RATIO  
INPUT-TO-OUTPUT CROSSTALK  
vs  
vs  
FREE-AIR TEMPERATURE  
FREQUENCY  
85  
80  
75  
70  
65  
0
–10  
–20  
–30  
–40  
V
R
R
= ±15 V  
= 1 kΩ  
= 150 Ω  
CC  
F
L
Gain = 2  
V = 200 mV  
I
V
= ±15 V  
Receiver 1 = Output  
Receiver 2 = Input  
CC  
–50  
–60  
–70  
V
= ±5 V  
CC  
1 kΩ  
1 kΩ  
1 kΩ  
+
V
O
V
I
Receiver 1 = Input  
Receiver 2 = Output  
60  
55  
1 kΩ  
–80  
–90  
–40  
–20  
0
20  
40  
60  
80  
100  
100k  
1M  
10M  
100M  
500M  
T
A
– Free-Air Temperature – °C  
f – Frequency – Hz  
Figure 35  
Figure 36  
RECEIVER  
POWER SUPPLY REJECTION RATIO  
RECEIVER-TO-DRIVER CROSSTALK  
vs  
vs  
FREE-AIR TEMPERATURE  
FREQUENCY  
95  
90  
85  
80  
75  
0
–10  
–20  
–30  
–40  
V
R
= ±15 V  
CC  
= 1 kΩ  
G = 1  
= 1 kΩ  
F
R
F
Gain = 2  
Receiver 2 = Input  
Driver 2 = Output  
V
CC  
= 15 V  
Receiver 1 = Input  
Driver 1 = Output  
V
CC  
= 5 V  
–50  
–60  
–70  
V
= –15 V  
CC  
Receiver 1 = Input  
Driver 2 = Output  
V
= –5 V  
CC  
70  
65  
–80  
–90  
Receiver 2 = Input  
Driver 1 = Output  
–40  
–20  
0
20  
40  
60  
80  
100  
100k  
1M  
10M  
100M  
500M  
f – Frequency – Hz  
T
A
– Free-Air Temperature – °C  
Figure 37  
Figure 38  
19  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
THS6002  
DUAL DIFFERENTIAL LINE DRIVERS AND RECEIVERS  
SLOS202D– JANUARY 1998– REVISED JULY 1999  
TYPICAL CHARACTERISTICS  
RECEIVER  
RECEIVER  
SUPPLY CURRENT  
vs  
NORMALIZED OUTPUT RESPONSE  
vs  
FREE-AIR TEMPERATURE  
FREQUENCY  
7
6
3
V
R
= ±15 V  
= 150 Ω  
CC  
L
2
1
Gain = 1  
V = 200 mV  
I
R
= 360 Ω  
F
V
= ±15 V  
= ±5 V  
CC  
5
0
–1  
–2  
4
3
2
V
CC  
R
= 510 Ω  
= 750 Ω  
F
–3  
–4  
–5  
R
F
R
= 1 kΩ  
F
1
0
–6  
–7  
–40  
–20  
0
20  
40  
60  
80  
100  
100k  
1M  
10M  
100M  
500M  
T
A
– Free-Air Temperature – °C  
f – Frequency – Hz  
Figure 39  
Figure 40  
RECEIVER  
RECEIVER  
NORMALIZED OUTPUT RESPONSE  
OUTPUT DISTORTION  
vs  
vs  
FREQUENCY  
OUTPUT VOLTAGE  
0
–10  
–20  
–30  
–40  
1
V
R
R
= ±15 V  
= 510 Ω  
= 150 Ω  
CC  
F
L
0
–1  
–2  
–3  
–4  
f = 1 MHz  
Gain = 5  
R
= 360 Ω  
= 510 Ω  
= 620 Ω  
F
F
R
F
R
–50  
–60  
–70  
–5  
–6  
–7  
2nd Harmonic  
R
= 1 kΩ  
F
V
R
= ±15 V  
= 150 Ω  
CC  
L
–80  
–90  
3rd Harmonic  
15  
Gain = 2  
V = 200 mV  
–8  
–9  
I
–100  
100k  
1M  
10M  
f – Frequency – Hz  
100M  
500M  
0
5
10  
20  
V
– Output Voltage – V  
O(PP)  
Figure 41  
Figure 42  
20  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
THS6002  
DUAL DIFFERENTIAL LINE DRIVERS AND RECEIVERS  
SLOS202D– JANUARY 1998– REVISED JULY 1999  
TYPICAL CHARACTERISTICS  
RECEIVER  
RECEIVER  
SMALL AND LARGE SIGNAL  
FREQUENCY RESPONSE  
SMALL AND LARGE SIGNAL  
FREQUENCY RESPONSE  
–3  
–6  
3
0
V = 500 mV  
I
V = 500 mV  
I
–9  
–3  
V = 250 mV  
I
V = 250 mV  
I
–12  
–15  
–18  
–21  
–24  
–6  
–9  
V = 125 mV  
I
V = 125 mV  
I
–12  
–15  
–18  
V = 62.5 mV  
I
V = 62.5 mV  
I
V
= ±15 V  
V
= ±15 V  
CC  
CC  
R
R
= 510 Ω  
= 150 Ω  
R
R
= 390 Ω  
= 150 Ω  
F
L
F
L
–27  
–30  
–21  
–24  
Gain = 1  
Gain = 2  
100k  
1M  
10M  
100M  
500M  
100k  
1M  
10M  
100M  
500M  
f – Frequency – Hz  
f – Frequency – Hz  
Figure 43  
Figure 44  
RECEIVER  
DIFFERENTIAL GAIN AND PHASE  
vs  
DC INPUT OFFSET VOLTAGE  
0.10  
0.09  
0.08  
0.07  
0.06  
0.05  
0.04  
0.03  
0.02  
0.20  
V
R
R
= ±15 V  
= 150 Ω  
= 1 kΩ  
CC  
L
F
Gain  
0.18  
0.16  
0.14  
0.12  
0.10  
0.08  
0.06  
0.04  
f = 3.58 MHz  
Gain = 2  
40 IRE Modulation  
Phase  
0.01  
0
0.02  
0
–0.7 –0.5  
–0.3 –0.1  
0.1  
0.3  
0.5  
0.7  
DC Input Offset Voltage – V  
Figure 45  
21  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
THS6002  
DUAL DIFFERENTIAL LINE DRIVERS AND RECEIVERS  
SLOS202D– JANUARY 1998– REVISED JULY 1999  
TYPICAL CHARACTERISTICS  
RECEIVER  
DIFFERENTIAL GAIN AND PHASE  
vs  
DC INPUT OFFSET VOLTAGE  
0.10  
0.20  
0.18  
0.16  
0.14  
0.12  
0.10  
0.08  
0.06  
0.04  
V
R
R
= ±5 V  
= 150 Ω  
= 1 kΩ  
CC  
L
F
0.09  
0.08  
0.07  
0.06  
0.05  
0.04  
0.03  
0.02  
f = 3.58 MHz  
Gain = 2  
40 IRE Modulation  
Gain  
0.01  
0
0.02  
0
Phase  
0.5  
–0.7 –0.5  
–0.3 –0.1  
0.1  
0.3  
0.7  
DC Input Offset Voltage – V  
Figure 46  
RECEIVER  
DIFFERENTIAL GAIN AND PHASE  
vs  
NUMBER OF 150-LOADS  
0.25  
0.20  
0.15  
0.10  
0.45  
0.40  
0.35  
0.30  
0.25  
0.20  
0.15  
0.10  
0.05  
0
V
R
= ±15 V  
CC  
= 1 kΩ  
F
Gain = 2  
f = 3.58 MHz  
40 IRE Modulation  
100 IRE Ramp  
Gain  
Phase  
0.05  
0
1
2
3
4
5
6
7
8
Number of 150-Loads  
Figure 47  
22  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
THS6002  
DUAL DIFFERENTIAL LINE DRIVERS AND RECEIVERS  
SLOS202D– JANUARY 1998– REVISED JULY 1999  
TYPICAL CHARACTERISTICS  
RECEIVER  
DIFFERENTIAL GAIN AND PHASE  
vs  
NUMBER OF 150-LOADS  
0.25  
0.45  
0.40  
0.35  
0.30  
0.25  
0.20  
0.15  
0.10  
0.05  
0
V
R
= ±5 V  
= 1 kΩ  
CC  
F
Gain = 2  
f = 3.58 MHz  
40 IRE Modulation  
100 IRE Ramp  
0.20  
0.15  
0.10  
Phase  
Gain  
0.05  
0
1
2
3
4
5
6
7
8
Number of 150-Loads  
Figure 48  
RECEIVER OUTPUT  
400-mV STEP RESPONSE  
RECEIVER OUTPUT  
10-V STEP RESPONSE  
400  
300  
200  
100  
0
9
7
5
3
1
–100  
–200  
–1  
–3  
Gain = +2  
Gain = +2  
R
R
= 150 Ω  
= 1 kΩ  
L
F
R
R
= 150 Ω  
= 1 kΩ  
L
F
t /t = 300 ps  
r f  
t /t = 5 ns  
–300  
–400  
–5  
–7  
r f  
See Figure 4  
See Figure 4  
0
50 100 150 200 250 300 350 400 450 500  
t – Time – ns  
0
50 100 150 200 250 300 350 400 450 500  
t – Time – ns  
Figure 49  
Figure 50  
23  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
THS6002  
DUAL DIFFERENTIAL LINE DRIVERS AND RECEIVERS  
SLOS202D– JANUARY 1998– REVISED JULY 1999  
TYPICAL CHARACTERISTICS  
RECEIVER OUTPUT  
20 V STEP RESPONSE  
16  
V
= ±15 V  
CC  
Gain = 5  
12  
8
R
R
= 150 Ω  
= 2 kΩ  
L
F
t /t = 5 ns  
r f  
See Figure 4  
4
0
–4  
–8  
–12  
–16  
0
50 100 150 200 250 300 350 400 450 500  
t – Time – ns  
Figure 51  
APPLICATION INFORMATION  
The THS6002 contains four independent operational amplifiers. Two are designated as drivers because of their  
highoutputcurrentcapability, andtwoaredesignatedasreceivers. Thereceiveramplifiersarecurrentfeedback  
topology amplifiers made for high-speed operation and are capable of driving output loads of at least 80 mA.  
The drivers are also current feedback topology amplifiers. However, the drivers have been specificallydesigned  
to deliver the full power requirements of ADSL and therefore can deliver output currents of at least 400 mA at  
full output voltage.  
The THS6002 is fabricated using Texas Instruments 30-V complementary bipolar process, HVBiCOM. This  
process provides excellent isolation and high slew rates that result in the device’s excellent crosstalk and  
extremely low distortion.  
independent power supplies  
Each amplifier of the THS6002 has its own power supply pins. This was specifically done to solve a problem  
that often occurs when multiple devices in the same package share common power pins. This problem is  
crosstalk between the individual devices caused by currents flowing in common connections. Whenever the  
current required by one device flows through a common connection shared with another device, this current,  
inconjunctionwiththeimpedanceinthesharedline, producesanunwantedvoltageonthepowersupply. Proper  
power supply decoupling and good device power supply rejection helps to reduce this unwanted signal. What  
is left is crosstalk.  
However, with independent power supply pins for each device, the effects of crosstalk through common  
impedance in the power supplies is more easily managed. This is because it is much easier to achieve low  
common impedance on the PCB with copper etch than it is to achieve low impedance within the package with  
either bond wires or metal traces on silicon.  
24  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
THS6002  
DUAL DIFFERENTIAL LINE DRIVERS AND RECEIVERS  
SLOS202D– JANUARY 1998– REVISED JULY 1999  
APPLICATION INFORMATION  
power supply restrictions  
Although the THS6002 is specified for operation from power supplies of ±5 V to ±15 V (or singled-ended power  
supply operation from 10 V to 30 V), and each amplifier has its own power supply pins, several precautions must  
be taken to assure proper operation.  
1. The power supplies for each amplifier must be the same value. For example, if the drivers use ±15 volts,  
then the receivers must also use ±15 volts. Using ±15 volts for one amplifier and ±5 volts for another  
amplifier is not allowed.  
2. To save power by powering down some of the amplifiers in the package, the following rules must be  
followed.  
The amplifier designated Receiver 1 must always receive power whenever any other amplifier(s) within  
the package is used. This is because the internal startup circuitry uses the power from the Receiver 1  
device.  
The –V  
pins from all four devices must always be at the same potential.  
CC  
Individual amplifiers are powered down by simply opening the +V  
connection.  
CC  
As an example, if only the two drivers within the THS6002 are used, then the package power is reduced by  
removing the +V connection to Receiver 2. This reduces the power consumption by an amount equal to the  
CC  
quiescent power of a single receiver amplifier. The +V  
connections to Receiver 1 and both drivers are  
CC  
required. Also, all four amplifiers must be connected to –V , including Receiver 2.  
CC  
The THS6002 incorporates a standard Class A-B output stage. This means that some of the quiescent current  
is directed to the load as the load current increases. So under heavy load conditions, accurate power dissipation  
calculations are best achieved through actual measurements. For small loads, however, internal power  
dissipation for each amplifier in the THS6002 can be approximated by the following formula:  
V
O
P
D
2 V  
I
V
_ V  
D
CC CC  
CC  
O
R
L
Where:  
P
V
= power dissipation for one amplifier  
= split supply voltage  
CC  
I
V
R
= supply current for that particular amplifier  
= output voltage of amplifier  
= load resistance  
CC  
O
L
To find the total THS6002 power dissipation, we simply sum up all four amplifier power dissipation results.  
Generally, the worst case power dissipation occurs when the output voltage is one-half the V voltage. One  
CC  
last note, which is often overlooked: the feedback resistor (R ) is also a load to the output of the amplifier and  
F
should be taken into account for low value feedback resistors.  
25  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
THS6002  
DUAL DIFFERENTIAL LINE DRIVERS AND RECEIVERS  
SLOS202D– JANUARY 1998– REVISED JULY 1999  
APPLICATION INFORMATION  
device protection features  
The THS6002 has two built-in protection features that protect the device against improper operation. The first  
protection mechanism is output current limiting. Should the output become shorted to ground the output current  
is automatically limited to the value given in the data sheet. While this protects the output against excessive  
current, the device internal power dissipation increases due to the high current and large voltage drop across  
the output transistors. Continuous output shorts are not recommended and could damage the device.  
Additionally, connection of the amplifier output to one of the supply rails (±V ) can cause failure of the device  
CC  
and is not recommended.  
The second built-in protection feature is thermal shutdown. Should the internal junction temperature rise above  
approximately 180 C, the device automatically shuts down. Such a condition could exist with improper heat  
sinking or if the output is shorted to ground. When the abnormal condition is fixed, the internal thermal shutdown  
circuit automatically turns the device back on.  
thermal information  
The THS6002 is packaged in a thermally-enhanced DWP package, which is a member of the PowerPAD family  
of packages. This package is constructed using a downset leadframe upon which the die is mounted  
[see Figure 52(a) and Figure 52(b)]. This arrangement results in the lead frame being exposed as a thermal pad  
on the underside of the package [see Figure 52(c)]. Because this thermal pad has direct thermal contact with  
the die, excellent thermal performance can be achieved by providing a good thermal path away from the thermal  
pad.  
The PowerPAD package allows for both assembly and thermal management in one manufacturing operation.  
During the surface-mount solder operation (when the leads are being soldered), the thermal pad can also be  
soldered to a copper area underneath the package. Through the use of thermal paths within this copper area,  
heat can be conducted away from the package into either a ground plane or other heat dissipating device. This  
is discussed in more detail in the PCB design considerations section of this document.  
The PowerPAD package represents a breakthrough in combining the small area and ease of assembly of  
surface mount with the, heretofore, awkward mechanical methods of heatsinking.  
DIE  
Side View (a)  
Thermal  
Pad  
DIE  
End View (b)  
Bottom View (c)  
NOTE A: The thermal pad is electrically isolated from all terminals in the package.  
Figure 52. Views of Thermally Enhanced DWP Package  
26  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
THS6002  
DUAL DIFFERENTIAL LINE DRIVERS AND RECEIVERS  
SLOS202D– JANUARY 1998– REVISED JULY 1999  
APPLICATION INFORMATION  
recommended feedback and gain resistor values  
As with all current feedback amplifiers, the bandwidth of the THS6002 is an inversely proportional function of  
the value of the feedback resistor. This can be seen from Figures 17 and 18. For the driver, the recommended  
resistors for the optimum frequency response for a 25-load system are 680-for a gain = 1 and 620-for  
a gain = 2 or –1. For the receivers, the recommended resistors for the optimum frequency response are  
560 for a gain = 1 and 390 for a gain = 2 or –1. These should be used as a starting point and once optimum  
values are found, 1% tolerance resistors should be used to maintain frequency response characteristics.  
Because there is a finite amount of output resistance of the operational amplifier, load resistance can play a  
major part in frequency response. This is especially true with the drivers, which tend to drive low-impedance  
loads. This can be seen in Figure 7, Figure 19, and Figure 20. As the load resistance increases, the output  
resistance of the amplifier becomes less dominant at high frequencies. To compensate for this, the feedback  
resistor should change. For 100-loads, it is recommended that the feedback resistor be changed to 820 Ω  
for a gain of 1 and 560 for a gain of 2 or –1. Although, for most applications, a feedback resistor value of  
1 kis recommended, which is a good compromise between bandwidth and phase margin that yields a very  
stable amplifier.  
Consistent with current feedback amplifiers, increasing the gain is best accomplished by changing the gain  
resistor, not the feedback resistor. This is because the bandwidth of the amplifier is dominated by the feedback  
resistor value and internal dominant-pole capacitor. The ability to control the amplifier gain independently of the  
bandwidth constitutes a major advantage of current feedback amplifiers over conventional voltage feedback  
amplifiers. Therefore, once a frequency response is found suitable to a particular application, adjust the value  
of the gain resistor to increase or decrease the overall amplifier gain.  
Finally, it is important to realize the effects of the feedback resistance on distortion. Increasing the resistance  
decreases the loop gain and increases the distortion. It is also important to know that decreasing load  
impedance increases total harmonic distortion (THD). Typically, the third order harmonic distortion increases  
more than the second order harmonic distortion.  
offset voltage  
Theoutputoffsetvoltage,(V )isthesumoftheinputoffsetvoltage(V )andbothinputbiascurrents(I )times  
OO  
IO  
IB  
the corresponding gains. The following schematic and formula can be used to calculate the output offset  
voltage:  
R
F
I
IB–  
R
G
+
+
V
I
V
O
R
S
I
IB+  
R
R
R
R
F
F
V
V
1
I
R
1
I
R
OO  
IO  
IB  
S
IB–  
F
G
G
Figure 53. Output Offset Voltage Model  
27  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
THS6002  
DUAL DIFFERENTIAL LINE DRIVERS AND RECEIVERS  
SLOS202D– JANUARY 1998– REVISED JULY 1999  
APPLICATION INFORMATION  
noise calculations and noise figure  
Noise can cause errors on very small signals. This is especially true for the receiver amplifiers which are  
generally used for amplifying small signals coming over a transmission line. The noise model for current  
feedback amplifiers (CFB) is the same as voltage feedback amplifiers (VFB). The only difference between the  
two is that the CFB amplifiers generally specify different current noise parameters for each input while VFB  
amplifiers usually only specify one noise current parameter. The noise model is shown in Figure 54. This model  
includes all of the noise sources as follows:  
e = amplifier internal voltage noise (nV/Hz)  
n
IN+ = noninverting current noise (pA/Hz)  
IN– = inverting current noise (pA/Hz)  
e
= thermal voltage noise associated with each resistor (e = 4 kTR )  
Rx x  
Rx  
e
Rs  
e
n
R
Noiseless  
S
+
_
e
ni  
e
no  
IN+  
IN–  
e
Rf  
R
F
e
Rg  
R
G
Figure 54. Noise Model  
The total equivalent input noise density (e ) is calculated by using the following equation:  
ni  
2
2
2
e
e
IN  
R
IN–  
R
R
4 kTR  
4 kT R  
R
n
s
ni  
S
F
G
F
G
Where:  
–23  
k = Boltzmann’s constant = 1.380658 × 10  
T = temperature in degrees Kelvin (273 +°C)  
R || R = parallel resistance of R and R  
F
G
F
G
To get the equivalent output noise of the amplifier, just multiply the equivalent input noise density (e ) by the  
ni  
overall amplifier gain (A ).  
V
R
R
F
e
e
A
e
1
(Noninverting Case)  
no  
ni  
ni  
V
G
28  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
THS6002  
DUAL DIFFERENTIAL LINE DRIVERS AND RECEIVERS  
SLOS202D– JANUARY 1998– REVISED JULY 1999  
APPLICATION INFORMATION  
noise calculations and noise figure (continued)  
As the previous equations show, to keep noise at a minimum, small value resistors should be used. As the  
closed-loop gain is increased (by reducing R ), the input noise is reduced considerably because of the parallel  
G
resistance term. This leads to the general conclusion that the most dominant noise sources are the source  
resistor (R ) and the internal amplifier noise voltage (e ). Because noise is summed in a root-mean-squares  
S
n
method, noise sources smaller than 25% of the largest noise source can be effectively ignored. This can greatly  
simplify the formula and make noise calculations much easier to calculate.  
This brings up another noise measurement usually preferred in RF applications, the noise figure (NF). Noise  
figure is a measure of noise degradation caused by the amplifier. The value of the source resistance must be  
defined and is typically 50 in RF applications.  
2
e
e
ni  
NF  
10log  
Rs  
Because the dominant noise components are generally the source resistance and the internal amplifier noise  
voltage, we can approximate noise figure as:  
2
2
e
IN  
R
n
S
NF  
10log 1  
4 kTR  
S
The Figure 55 shows the noise figure graph for the THS6002.  
NOISE FIGURE  
vs  
SOURCE RESISTANCE  
20  
T
A
= 25°C  
18  
16  
14  
12  
10  
8
6
4
2
0
10  
100  
1k  
10k  
R
– Source Resistance – Ω  
s
Figure 55. Noise Figure vs. Source Resistance  
29  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
THS6002  
DUAL DIFFERENTIAL LINE DRIVERS AND RECEIVERS  
SLOS202D– JANUARY 1998– REVISED JULY 1999  
APPLICATION INFORMATION  
PCB design considerations  
Proper PCB design techniques in two areas are important to assure proper operation of the THS6002. These  
areas are high-speed layout techniques and thermal-management techniques. Because the THS6002 is a  
high-speed part, the following guidelines are recommended.  
Ground plane – It is essential that a ground plane be used on the board to provide all components with a  
low inductive ground connection. Although a ground connection directly to a terminal of the THS6002 is not  
necessarily required, it is recommended that the thermal pad of the package be tied to ground. This serves  
two functions. It provides a low inductive ground to the device substrate to minimize internal crosstalk and  
it provides the path for heat removal.  
Input stray capacitance – To minimize potential problems with amplifier oscillation, the capacitance at the  
inverting input of the amplifiers must be kept to a minimum. To do this, PCB trace runs to the inverting input  
must be as short as possible, the ground plane must be removed under any etch runs connected to the  
inverting input, and external components should be placed as close as possible to the inverting input. This  
isespeciallytrueinthenoninvertingconfiguration. AnexampleofthiscanbeseeninFigure56, whichshows  
what happens when 1.8 pF is added to the inverting input terminal in the noninverting configuration. The  
bandwidth increases dramatically at the expense of peaking. This is because some of the error current is  
flowing through the stray capacitor instead of the inverting node of the amplifier. Although, in the inverting  
mode, stray capacitance at the inverting input has little effect. This is because the inverting node is at a  
virtual ground and the voltage does not fluctuate nearly as much as in the noninverting configuration.  
DRIVER  
NORMALIZED FREQUENCY RESPONSE  
vs  
FREQUENCY  
3
V
= ±15 V  
CC  
V = 200 mV  
2
I
R
R
= 25 Ω  
= 1 kΩ  
L
F
1
0
Gain = 1  
C = 0 pF  
I
(Stray C Only)  
–1  
–2  
C = 1.8 pF  
I
1 kΩ  
–3  
–4  
–5  
C
in  
in  
V
out  
V
+
R
25 Ω  
=
L
50 Ω  
–6  
–7  
100  
1M  
10M  
f – Frequency – Hz  
100M  
500M  
Figure 56. Driver Normalized Frequency Response vs. Frequency  
30  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
THS6002  
DUAL DIFFERENTIAL LINE DRIVERS AND RECEIVERS  
SLOS202D– JANUARY 1998– REVISED JULY 1999  
APPLICATION INFORMATION  
PCB design considerations (continued)  
Proper power supply decoupling – Use a minimum of a 6.8-µF tantalum capacitor in parallel with a 0.1-µF  
ceramic capacitor on each supply terminal. It may be possible to share the tantalum among several  
amplifiers depending on the application, but a 0.1-µF ceramic capacitor should always be used on the  
supply terminal of every amplifier. In addition, the 0.1-µF capacitor should be placed as close as possible  
tothesupplyterminal. Asthisdistanceincreases, theinductanceintheconnectingetchmakesthecapacitor  
less effective. The designer should strive for distances of less than 0.1 inches between the device power  
terminal and the ceramic capacitors.  
Because of its power dissipation, proper thermal management of the THS6002 is required. Although there are  
many ways to properly heatsink this device, the following steps illustrate one recommended approach for a  
multilayer PCB with an internal ground plane.  
1. Prepare the PCB with a top side etch pattern as shown in Figure 57. There should be etch for the leads as  
well as etch for the thermal pad.  
2. Place five holes in the area of the thermal pad. These holes should be 13 mils in diameter. They are kept  
small so that solder wicking through the holes is not a problem during reflow.  
3. Place four more holes under the package, but outside the thermal pad area. These holes are 25 mils in  
diameter. They may be larger because they are not in the area to be soldered so that wicking is not a  
problem.  
4. Connect all nine holes, the five within the thermal pad area and the four outside the pad area, to the internal  
ground plane.  
5. When connecting these holes to the ground plane, do not use the typical web or spoke via connection  
methodology. Webconnectionshaveahighthermalresistanceconnectionthatisusefulforslowingtheheat  
transfer during soldering operations. This makes the soldering of vias that have plane connections easier.  
However, in this application, low thermal resistance is desired for the most efficient heat transfer. Therefore,  
the holes under the THS6002 package should make their connection to the internal ground plane with a  
complete connection around the entire circumference of the plated through hole.  
6. The top-side solder mask should leave exposed the terminals of the package and the thermal pad area with  
its five holes. The four larger holes outside the thermal pad area, but still under the package, should be  
covered with solder mask.  
7. Apply solder paste to the exposed thermal pad area and all of the operational amplifier terminals.  
8. With these preparatory steps in place, the THS6002 is simply placed in position and run through the solder  
reflow operation as any standard surface mount component. This results in a part that is properly installed.  
31  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
THS6002  
DUAL DIFFERENTIAL LINE DRIVERS AND RECEIVERS  
SLOS202D– JANUARY 1998– REVISED JULY 1999  
APPLICATION INFORMATION  
PCB design considerations (continued)  
Additional 4 vias outside of thermal pad area  
but under the package  
(Via diameter = 25 mils)  
Thermal pad area (0.15 x 0.17) with 5 vias  
(Via diameter = 13 mils)  
Figure 57. PowerPad PCB Etch and Via Pattern  
The actual thermal performance achieved with the THS6002 in its PowerPAD package depends on the  
application. In the previous example, if the size of the internal ground plane is approximately 3 inches × 3 inches,  
then the expected thermal coefficient, θ , is about 21.5 C/W. For a given θ , the maximum power dissipation  
JA  
JA  
is shown in Figure 58 and is calculated by the following formula:  
T
–T  
MAX  
A
P
D
JA  
Where:  
P
= Maximum power dissipation of THS6002 (watts)  
= Absolute maximum junction temperature (150°C)  
= Free-ambient air temperature (°C)  
D
T
MAX  
T
A
θ
= θ + θ  
JA  
JC CA  
θ
θ
= Thermal coefficient from junction to case (0.37°C/W)  
= Thermal coefficient from case to ambient  
JC  
CA  
More complete details of the PowerPAD installation process and thermal management techniques can be found  
in the Texas Instruments Technical Brief, PowerPAD Thermally Enhanced Package. This document can be  
found at the TI web site (www.ti.com) by searching on the key word PowerPAD. The document can also be  
ordered through your local TI sales office. Refer to literature number SLMA002 when ordering.  
32  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
THS6002  
DUAL DIFFERENTIAL LINE DRIVERS AND RECEIVERS  
SLOS202D– JANUARY 1998– REVISED JULY 1999  
APPLICATION INFORMATION  
PCB design considerations (continued)  
MAXIMUM POWER DISSIPATION  
vs  
FREE-AIR TEMPERATURE  
9
8
7
6
T = 150°C  
PCB Size = 3” x 3”  
No Air Flow  
j
θ
= 21.5°C/W  
JA  
2 oz Trace and  
Copper Pad  
with Solder  
5
4
3
2
θ
= 43.9°C/W  
JA  
2 oz Trace and Copper Pad  
without Solder  
1
0
–40  
–20  
0
20  
40  
60  
80  
100  
T
A
– Free-Air Temperature – °C  
Figure 58. Maximum Power Dissipation vs Free-Air Temperature  
33  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
THS6002  
DUAL DIFFERENTIAL LINE DRIVERS AND RECEIVERS  
SLOS202D– JANUARY 1998– REVISED JULY 1999  
APPLICATION INFORMATION  
ADSL  
TheTHS6002wasprimarilydesignedasalinedriverandlinereceiverforADSL(asymmetricaldigitalsubscriber  
line). The driver output stage has been sized to provide full ADSL power levels of 20 dBm onto the telephone  
lines. Although actual driver output peak voltages and currents vary with each particular ADSL application, the  
THS6002 is specified for a minimum full output current of 400 mA at its full output voltage of approximately 12  
V. ThisperformancemeetsthedemandingneedsofADSLatthecentralofficeendofthetelephoneline. Atypical  
ADSL schematic is shown in Figure 59.  
15 V  
+
THS6002  
Driver 1  
0.1 µF  
6.8 µF  
12.5 Ω  
+
_
V
I+  
1:2  
1 kΩ  
To Telephone Line  
100 Ω  
1 kΩ  
0.1 µF  
6.8 µF  
+
–15 V  
15 V  
1 kΩ  
15 V  
+
2 kΩ  
1 kΩ  
THS6002  
Driver 2  
0.1 µF  
6.8 µF  
0.1 µF  
12.5 Ω  
+
V
I–  
+
_
V
O+  
THS6002  
Receiver 1  
1 kΩ  
–15 V  
1 kΩ  
1 kΩ  
0.1 µF  
6.8 µF  
+
15 V  
–15 V  
2 kΩ  
1 kΩ  
0.1 µF  
+
V
O–  
THS6002  
Receiver 2  
0.01 µF  
–15 V  
Figure 59. THS6002 ADSL Application  
34  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
THS6002  
DUAL DIFFERENTIAL LINE DRIVERS AND RECEIVERS  
SLOS202D– JANUARY 1998– REVISED JULY 1999  
APPLICATION INFORMATION  
ADSL (continued)  
The ADSL transmit band consists of 255 separate carrier frequencies each with its own modulation and  
amplitude level. With such an implementation, it is imperative that signals put onto the telephone line have as  
low a distortion as possible. This is because any distortion either interferes directly with other ADSL carrier  
frequencies or it creates intermodulation products that interfere with ADSL carrier frequencies.  
The THS6002 has been specifically designed for ultra low distortion by careful circuit implementation and by  
taking advantage of the superb characteristics of the complementary bipolar process. Driver single-ended  
distortion measurements are shown in Figure 23. It is commonly known that in the differential driver  
configuration, the second order harmonics tend to cancel out. Thus, the dominant total harmonic distortion  
(THD) will be primarily due to the third order harmonics. For this test, the load was 25 and the output signal  
produced a 20 V  
signal. Thus, the test was run at full signal and full load conditions. Because the feedback  
O(PP)  
resistor used for the test was 4 k, the distortion numbers are actually in a worst-case scenario. Distortion  
should be reduced as the feedback resistance drops. This is because the bandwidth of the amplifier increases  
dramatically, which allows the amplifier to react faster to any nonlinearities in the closed-loop system.  
Another significant point is the fact that distortion decreases as the impedance load increases. This is because  
the output resistance of the amplifier becomes less significant as compared to the output load resistance.  
35  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
THS6002  
DUAL DIFFERENTIAL LINE DRIVERS AND RECEIVERS  
SLOS202D– JANUARY 1998– REVISED JULY 1999  
APPLICATION INFORMATION  
HDSL  
Shown in Figure 60 is an example of the THS6002 being used for HDSL-2 applications. The receiver amplifiers  
within the THS6002 have been configured as predrivers for the driver amplifiers. This dual composite amplifier  
setup has the effect of raising the open loop gain for the combination of both amplifiers, thereby giving improved  
distortion performance.  
7.5 kΩ  
1 kΩ  
11 kΩ  
12 V  
12 V  
6
7
4
5
9
30 Ω  
Receiver 1  
+
2
+
Output  
27.4 V  
THS6002  
1:1.5  
O(PP)  
Driver 1  
–12 V  
–12 V  
1 kΩ  
135 Ω  
511 Ω  
1 kΩ  
1 kΩ  
12 V  
Input  
3 V  
7.5 kΩ  
(PP)  
2
1
1 kΩ  
11 kΩ  
12 V  
6
U2  
+
THS4001  
–12 V  
12 V  
15  
14  
17  
12  
30 Ω  
Receiver 2  
+
19  
+
16  
Driver 2  
–12 V  
–12 V  
1 kΩ  
511 Ω  
Figure 60. HDSL-2 Line Driver  
general configurations  
A common error for the first-time CFB user is to create a unity gain buffer amplifier by shorting the output directly  
to the inverting input. A CFB amplifier in this configuration is now commonly referred to as an oscillator. The  
THS6002, like all CFB amplifiers, must have a feedback resistor for stable operation. Additionally, placing  
capacitors directly from the output to the inverting input is not recommended. This is because, at high  
frequencies, a capacitor has a very low impedance. This results in an unstable amplifier and should not be  
considered when using a current-feedback amplifier. Because of this, integrators and simple low-pass filters,  
which are easily implemented on a VFB amplifier, have to be designed slightly differently. If filtering is required,  
simply place an RC-filter at the noninverting terminal of the operational-amplifier (see Figure 61).  
36  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
THS6002  
DUAL DIFFERENTIAL LINE DRIVERS AND RECEIVERS  
SLOS202D– JANUARY 1998– REVISED JULY 1999  
APPLICATION INFORMATION  
general configurations (continued)  
R
R
F
G
V
R
R
O
F
1
1
V
1
sR1C1  
I
G
V
O
1
+
f
V
I
–3dB  
2 R1C1  
R1  
C1  
Figure 61. Single-Pole Low-Pass Filter  
If a multiple pole filter is required, the use of a Sallen-Key filter can work very well with CFB amplifiers. This is  
because the filtering elements are not in the negative feedback loop and stability is not compromised. Because  
oftheirhighslew-ratesandhighbandwidths, CFBamplifierscancreateveryaccuratesignalsandhelpminimize  
distortion. An example is shown in Figure 62.  
C1  
R1 = R2 = R  
C1 = C2 = C  
Q = Peaking Factor  
(Butterworth Q = 0.707)  
+
_
V
I
1
R1  
R2  
f
–3dB  
2 RC  
C2  
R
F
1
R
=
G
R
F
2 –  
)
(
R
Q
G
Figure 62. 2-Pole Low-Pass Sallen-Key Filter  
There are two simple ways to create an integrator with a CFB amplifier. The first one shown in Figure 63 adds  
a resistor in series with the capacitor. This is acceptable because at high frequencies, the resistor is dominant  
and the feedback impedance never drops below the resistor value. The second one shown in Figure 64 uses  
positive feedback to create the integration. Caution is advised because oscillations can occur because of the  
positive feedback.  
C1  
R
F
R
G
1
S
+
V
I
R C1  
V
R
R
F
O
F
V
O
V
S
I
G
THS6002  
Figure 63. Inverting CFB Integrator  
37  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
THS6002  
DUAL DIFFERENTIAL LINE DRIVERS AND RECEIVERS  
SLOS202D– JANUARY 1998– REVISED JULY 1999  
APPLICATION INFORMATION  
general configurations (continued)  
R
R
F
G
For Stable Operation:  
R
R
R2  
F
+
R1 || R  
G
A
THS6002  
V
O
R
R
F
1 +  
V
O
V
I
G
R1  
R2  
)
(
sR1C1  
V
I
C1  
R
A
Figure 64. Non-Inverting CFB Integrator  
Another good use for the THS6002 driver amplifiers are as very good video distribution amplifiers. One  
characteristic of distribution amplifiers is the fact that the differential phase (DP) and the differential gain (DG)  
are compromised as the number of lines increases and the closed-loop gain increases. Be sure to use  
termination resistors throughout the distribution system to minimize reflections and capacitive loading.  
620 Ω  
620 Ω  
75 Transmission Line  
75 Ω  
+
V
O1  
V
I
THS6002  
75 Ω  
75 Ω  
N Lines  
75 Ω  
V
ON  
75 Ω  
Figure 65. Video Distribution Amplifier Application  
evaluation board  
An evaluation board is available for the THS6002 (literature number SLOP117). This board has been configured  
for proper thermal management of the THS6002. The circuitry has been designed for a typical ADSL application  
as shown previously in this document. For more detailed information, refer to the THS6002EVM User’s Manual  
(literature number SLOU018). To order the evaluation board contact your local TI sales office or distributor.  
38  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
THS6002  
DUAL DIFFERENTIAL LINE DRIVERS AND RECEIVERS  
SLOS202D– JANUARY 1998– REVISED JULY 1999  
MECHANICAL INFORMATION  
DWP (R-PDSO-G20)  
PowerPAD PLASTIC SMALL-OUTLINE PACKAGE  
0.020 (0,51)  
0.010 (0,25)  
M
0.050 (1,27)  
20  
0.014 (0,35)  
11  
Thermal Pad 0.150 (3,81)  
(see Note C)  
0.170 (4,31) NOM  
0.299 (7,59)  
0.293 (7,45)  
0.430 (10,92)  
0.411 (10,44)  
0.010 (0,25) NOM  
1
10  
0.510 (12,95)  
0.500 (12,70)  
Gage Plane  
0.010 (0,25)  
+2°8°  
0.050 (1,27)  
0.016 (0,40)  
Seating Plane  
0.004 (0,10)  
0.004 (0,10)  
0.000 (0,00)  
0.096 (2,43) MAX  
4073226/B 01/96  
NOTES: A. All linear dimensions are in inches (millimeters).  
B. This drawing is subject to change without notice.  
C. The thermal performance may be enhanced by bonding the thermal pad to an external thermal plane.  
PowerPAD is a trademark of Texas Instruments Incorporated.  
39  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
IMPORTANT NOTICE  
Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue  
any product or service without notice, and advise customers to obtain the latest version of relevant information  
to verify, before placing orders, that information being relied on is current and complete. All products are sold  
subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those  
pertaining to warranty, patent infringement, and limitation of liability.  
TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in  
accordance with TI’s standard warranty. Testing and other quality control techniques are utilized to the extent  
TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily  
performed, except those mandated by government requirements.  
CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF  
DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE (“CRITICAL  
APPLICATIONS”). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR  
WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER  
CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO  
BE FULLY AT THE CUSTOMER’S RISK.  
In order to minimize risks associated with the customer’s applications, adequate design and operating  
safeguards must be provided by the customer to minimize inherent or procedural hazards.  
TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent  
that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other  
intellectual property right of TI covering or relating to any combination, machine, or process in which such  
semiconductor products or services might be or are used. TI’s publication of information regarding any third  
party’s products or services does not constitute TI’s approval, warranty or endorsement thereof.  
Copyright 1999, Texas Instruments Incorporated  

相关型号:

THS6002IDWP

DUAL DIFFERENTIAL LINE DRIVERS AND RECEIVERS
TI

THS6002IDWPG4

DUAL LINE TRANSCEIVER, PDSO20, GREEN, PLASTIC, SOP-20
TI

THS6002IDWPR

Dual Differential DSL Line Driver/Receiver 20-SO PowerPAD -40 to 85
TI

THS6002IDWPRG4

Dual Differential Line Driver/Receiver 20-SO PowerPAD
TI

THS6007

DUAL DIFFERENTIAL LINE DRIVERS AND LOW-POWER RECEIVERS
TI

THS6007CPWP

DUAL DIFFERENTIAL LINE DRIVERS AND LOW-POWER RECEIVERS
TI

THS6007CPWPG4

IC,LINE TRANSCEIVER,2 DRIVER,2 RCVR,TSSOP,28PIN,PLASTIC
TI

THS6007CPWPR

IC,LINE TRANSCEIVER,2 DRIVER,2 RCVR,TSSOP,28PIN,PLASTIC
TI

THS6007CPWPRG4

IC,LINE TRANSCEIVER,2 DRIVER,2 RCVR,TSSOP,28PIN,PLASTIC
TI

THS6007IPWP

DUAL DIFFERENTIAL LINE DRIVERS AND LOW-POWER RECEIVERS
TI

THS6012

500-mA DUAL DIFFERENTIAL LINE DRIVER
TI

THS6012CDWP

500-mA DUAL DIFFERENTIAL LINE DRIVER
TI