WM8783GED/RV [WOLFSON]
Stereo Low Power 96kHz ADC; 立体声低功耗96kHz的ADC
| 型号： | WM8783GED/RV |
| 厂家： | 
WOLFSON MICROELECTRONICS PLC |
| 描述： | Stereo Low Power 96kHz ADC |
| 文件： | 总17页 (文件大小：270K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
WM8783
w
Stereo Low Power 96kHz ADC
DESCRIPTION
FEATURES
•
•
•
•
•
•
Hi-fi audio ADC (96dB SNR - ‘A’ weighted)
2 analogue audio inputs
I2S digital audio interface - sample rates 8kHz to 96kHz
Automatic clocking configuration from MCLK and LRCLK
Integrated voltage reference circuits
8-pin SOIC package
The WM8783 is a compact, low cost ADC designed for set-top
boxes and DVD applications.
Stereo analogue inputs accept 1Vrms line level inputs; the Hi-Fi
ADCs output 24-bit stereo data on the I2S digital audio
interface.
Sample rates from 8kHz to 96kHz are supported; this is
configured automatically according to the external master clock
(MCLK) frequency.
APPLICATIONS
A power on reset (POR) circuit ensures correct start-up and
shut-down. The device is held in reset when MCLK is not
present, offering a low-power standby state.
•
•
•
LCD televisions
Set-top boxes (STB)
DVD recorders
The WM8783 is supplied in an 8-pin SOIC package.
BLOCK DIAGRAM
Production Data, August 2010, Rev 4.0
WOLFSON MICROELECTRONICS plc
Copyright ©2010 Wolfson Microelectronics plc
To receive regular email updates, sign up at http://www.wolfsonmicro.com/enews
WM8783
Production Data
TABLE OF CONTENTS
DESCRIPTION .......................................................................................................1
FEATURES.............................................................................................................1
APPLICATIONS .....................................................................................................1
BLOCK DIAGRAM .................................................................................................1
TABLE OF CONTENTS .........................................................................................2
PIN CONFIGURATION...........................................................................................3
ORDERING INFORMATION ..................................................................................3
PIN DESCRIPTION ................................................................................................3
ABSOLUTE MAXIMUM RATINGS.........................................................................4
RECOMMENDED OPERATING CONDITIONS .....................................................4
THERMAL PERFORMANCE .................................................................................5
ELECTRICAL CHARACTERISTICS ......................................................................6
TERMINOLOGY............................................................................................................. 7
SIGNAL TIMING REQUIREMENTS.......................................................................8
SYSTEM CLOCK TIMING.............................................................................................. 8
AUDIO INTERFACE TIMING ......................................................................................... 9
DEVICE DESCRIPTION.......................................................................................10
INTRODUCTION.......................................................................................................... 10
ANALOGUE-TO-DIGITAL CONVERTER (ADC).......................................................... 10
DIGITAL AUDIO INTERFACE...................................................................................... 10
DIGITAL FILTER CHARACTERISTICS...............................................................12
ADC FILTER RESPONSE............................................................................................ 12
APPLICATIONS INFORMATION .........................................................................14
RECOMMENDED EXTERNAL COMPONENTS........................................................... 14
AUDIO INPUT PATHS............................................................................................................................... 14
POWER SUPPLY DECOUPLING............................................................................................................. 14
RECOMMENDED EXTERNAL COMPONENTS DIAGRAM...................................................................... 15
PCB LAYOUT CONSIDERATIONS.............................................................................. 15
PACKAGE DIMENSIONS ....................................................................................16
IMPORTANT NOTICE..........................................................................................17
ADDRESS:................................................................................................................... 17
PD, August 2010, Rev 4.0
w
2
Production Data
WM8783
PIN CONFIGURATION
The WM8783 is supplied in a 8-pin SOIC format. The pin configuration is illustrated below, showing
the top-down view from above the chip.
ORDERING INFORMATION
ORDER CODE
WM8783GED/V
WM8783GED/RV
TEMPERATURE
RANGE
PACKAGE
MOISTURE
SENSITIVITY LEVEL
PEAK SOLDERING
TEMPERATURE
-40°C to +85°C
8-pin SOIC
(Pb-free)
MSL3
260oC
-40°C to +85°C
8-pin SOIC
(Pb-free, tape and reel)
MSL3
260oC
Note:
Reel quantity = 3000
PIN DESCRIPTION
PIN NO
NAME
ADCDAT
MCLK
LRCLK
AGND
VMIDC
IN1R
TYPE
Digital Output
Digital Input
Digital Input
Supply
DESCRIPTION
1
2
3
4
5
6
7
8
ADC digital audio data
Master clock
Audio interface left / right clock
Ground
Analogue Output
Analogue Input
Analogue Input
Supply
Midrail voltage decoupling capacitor
Right channel analogue input
Left channel analogue input
Positive supply
IN1L
AVDD
PD, August 2010, Rev 4.0
3
w
WM8783
Production Data
ABSOLUTE MAXIMUM RATINGS
Absolute Maximum Ratings are stress ratings only. Permanent damage to the device may be caused by continuously
operating at or beyond these limits. Device functional operating limits and guaranteed performance specifications are given
under Electrical Characteristics at the test conditions specified.
ESD Sensitive Device. This device is manufactured on a CMOS process. It is therefore generically susceptible
to damage from excessive static voltages. Proper ESD precautions must be taken during handling and storage
of this device.
Wolfson tests its package types according to IPC/JEDEC J-STD-020B for Moisture Sensitivity to determine acceptable storage
conditions prior to surface mount assembly. These levels are:
MSL1 = unlimited floor life at <30°C / 85% Relative Humidity. Not normally stored in moisture barrier bag.
MSL2 = out of bag storage for 1 year at <30°C / 60% Relative Humidity. Supplied in moisture barrier bag.
MSL3 = out of bag storage for 168 hours at <30°C / 60% Relative Humidity. Supplied in moisture barrier bag.
The Moisture Sensitivity Level for each package type is specified in Ordering Information.
CONDITION
MIN
-0.3V
-0.7V
-0.7V
-40ºC
-40ºC
-65ºC
MAX
4.5V
Supply voltage (AVDD)
Voltage range digital inputs
Voltage range analogue inputs
AVDD +0.7V
AVDD +0.7V
+85ºC
Operating temperature range, TA
Junction temperature, TJMAX
+150ºC
Storage temperature after soldering
+150ºC
RECOMMENDED OPERATING CONDITIONS
PARAMETER
SYMBOL
MIN
TYP
MAX
UNIT
Analogue and digital I/O supply
range
AVDD
3.0
3.3
3.6
V
Ground
GND
0
V
PD, August 2010, Rev 4.0
4
w
Production Data
WM8783
THERMAL PERFORMANCE
Thermal analysis should be performed in the intended application to prevent the WM8783 from
exceeding maximum junction temperature. Several contributing factors affect thermal performance
most notably the physical properties of the mechanical enclosure, location of the device on the PCB
in relation to surrounding components and the number of PCB layers. Connecting the GND pin
through thermal vias and into a large ground plane will aid heat extraction.
Three main heat transfer paths exist to surrounding air as illustrated below in Figure 1:
-
-
-
Package top to air (radiation).
Package bottom to PCB (radiation).
Package pins to PCB (conduction).
Figure 1 Heat Transfer Paths
The temperature rise TR is given by TR = PD * ӨJA
-
-
PD is the power dissipated in the device.
ӨJA is the thermal resistance from the junction of the die to the ambient temperature
and is therefore a measure of heat transfer from the die to surrounding air. ӨJA is
determined with reference to JEDEC standard JESD51-9.
The junction temperature TJ is given by TJ = TA +TR, where TA is the ambient temperature.
PARAMETER
SYMBOL
MIN
-40
-40
TYP
MAX
85
UNIT
°C
Operating temperature range
Operating junction temperature
Thermal Resistance
Note:
TA
TJ
125
°C
ӨJA
TBD
°C/W
1. Junction temperature is a function of ambient temperature and of the device operating conditions. The ambient
temperature limits and junction temperature limits must both be observed.
PD, August 2010, Rev 4.0
5
w
WM8783
Production Data
ELECTRICAL CHARACTERISTICS
Test Conditions
AVDD = 3.3V, GND = 0V, TA = +25oC, 1kHz signal, fs = 48kHz, MCLK = 256fs unless otherwise stated. LRCLK transition
as per Figure 4.
PARAMETER
SYMBOL
TEST CONDITIONS
Single-ended input
MIN
TYP
MAX
UNIT
Analogue Inputs (IN1L, IN1R)
Maximum input signal
level
AVDD/3.3
Vrms
Input resistance
66
20
kΩ
pF
Input capacitance
ADC Input Path Performance (Analogue Input to ADC)
Signal to Noise Ratio
SNR
A-weighted, fs = 48kHz
Unweighted, fs = 48kHz
A-weighted, fs = 96kHz
Unweighted, fs = 96kHz
-1dBFS input, fs = 48kHz
-1dBFS input, fs = 96kHz
96
94
dB
96
94
Total Harmonic
Distortion
THD
-83
-83
85
dB
Channel separation
(Left/Right)
dB
dB
Power Supply Rejection
Ratio (with respect to
AVDD)
PSRR
1kHz 100mV pk-pk applied to
AVDD
50
Digital Inputs / Outputs
Input high level
0.7 x AVDD
0.9 x AVDD
V
V
Input low level
0.3 x AVDD
0.1 x AVDD
1
Output high level
Output low level
Input capacitance
Input leakage
IOL = 1mA
IOH = -1mA
V
V
5
pF
μA
-1
Clocking
MCLK frequency
2.048
-4%
12.288
+4%
MHz
Analogue Reference Levels
Midrail Reference
Voltage
VMID
RVMID
AVDD/2
33
V
VMID resistance to
Ground
kΩ
Current Consumption
AVDD Current
Consumption
IAVDD
Quiescent
7.93
8.74
0.24
mA
fs = 48kHz, MCLK = 256fs
Quiescent
fs = 96kHz, MCLK = 128fs
Quiescent
No clocks applied
PD, August 2010, Rev 4.0
6
w
Production Data
WM8783
TERMINOLOGY
1. Signal-to-Noise Ratio (dB) – SNR is the difference in level between a full scale output signal and the device output
noise with no signal applied, measured over a bandwidth of 20Hz to 20kHz. This ratio is also called idle channel
noise. (No Auto-zero or Mute function is employed).
2. Total Harmonic Distortion (dB) – THD is the difference in level between a 1kHz reference sine wave output signal and
the first seven harmonics of the output signal. The amplitude of the fundamental frequency of the output signal is
compared to the RMS value of the next seven harmonics and expressed as a ratio.
3. Total Harmonic Distortion plus Noise (dB) – THD+N is the difference in level between a 1kHz reference sine wave
output signal and all noise and distortion products in the audio band. The amplitude of the fundamental reference
frequency of the output signal is compared to the RMS value of all other noise and distortion products and expressed
as a ratio.
4. Channel Separation (L/R) (dB) – is a measure of the coupling between left and right channels. A full scale signal is
applied to the left channel only, and the right channel amplitude is measured. Next, a full scale signal is applied to the
right channel only, and the left channel amplitude is measured. The worst case channel separation is quoted; this is
the difference in level between the full-scale output and the cross-channel output signal level, expressed as a ratio.
5. Power Supply Rejection Ratio (dB) – PSRR is a measure of ripple attenuation between a power supply rail and a
signal output path. With the signal path idle, a small sine wave ripple is applied to power supply rail. The amplitude of
the supply ripple is compared to the amplitude of the output signal generated and is expressed as a ratio.
6. All performance measurements are carried out with 20kHz AES17 low pass filter for distortion measurements, and an
A-weighted filter for noise measurement. Failure to use such a filter will result in higher THD and lower SNR and
Dynamic Range readings than are found in the Electrical Characteristics. The low pass filter removes out-of-band
noise; although it is not audible, it may affect dynamic specification values.
PD, August 2010, Rev 4.0
w
7
WM8783
Production Data
SIGNAL TIMING REQUIREMENTS
SYSTEM CLOCK TIMING
tMCLKY
MCLK
tMCLKL tMCLKH
Figure 2 Master Clock Timing
Test Conditions
AVDD = 3.3V, GND = 0V, TA = +25oC.
PARAMETER
Master Clock Timing
MCLK frequency
SYMBOL
1 / TMCLKY
CONDITIONS
MIN
TYP
MAX
UNIT
fs = 8kHz
fs = 16kHz
fs = 32kHz
2.048
4.096
MHz
8.192
fs = 44.1kHz
fs = 48kHz
fs = 88.2kHz
fs = 96kHz
11.2896
12.288
11.2896
12.288
MCLK duty cycle
60:40
40:60
(= TMCLKH : TMCLKL
)
PD, August 2010, Rev 4.0
8
w
Production Data
WM8783
AUDIO INTERFACE TIMING
LRCLK (input)
BCLK (see note)
ADCDAT (output)
tDD
Note – BCLK is generated internally to the WM8783, and is synchronised to LRCLK
Figure 3 Audio Interface Timing
Test Conditions
AVDD = 3.3V, GND = 0V, TA = +25oC.
PARAMETER
Audio Interface Timing
SYMBOL
MIN
TYP
MAX
UNIT
ADCDAT propagation delay from BCLK falling edge
tDD
20
ns
Figure 4 Recommended LRCLK Transition Area for Optimum Performance
It is recommended that for optimum performance the LRCLK transition occurs during the MCLK low,
as shown in Figure 4 above.
PD, August 2010, Rev 4.0
9
w
WM8783
Production Data
DEVICE DESCRIPTION
INTRODUCTION
The WM8783 is a low-cost ADC designed for set-top boxes and DVD applications. It is packaged in
an 8-pin SOIC.
The device comprises two analogue input pins, each accepting line signals up to 1Vrms. The signal
path gain is fixed.
The stereo hi-fi ADCs operate at sample rates from 8kHz up to 96kHz. A high pass filter is provided
in the ADC path for removing DC offsets and suppressing low frequency noise.
The digital audio interface supports the ADC output in stereo 24-bit I2S format. The device requires
no configuration instructions and automatically selects the ADC sample rate according to the external
master clock (MCLK) frequency.
The WM8783 incorporates an internal voltage reference and LDO regulator for power-efficient
operation from a single AVDD power supply. External clocking is required via the MCLK and LRCLK
pins.
A power on reset circuit ensures correct start-up and shut-down when AVDD is switched on or off.
The WM8783 is held in reset when MCLK not present, offering a low-power standby state.
ANALOGUE-TO-DIGITAL CONVERTER (ADC)
The WM8783 has two analogue input pins, INL and INR. The maximum analogue input signal level
varies with AVDD, but is typically 0dBV (1Vrms) when AVDD = 3.3V. This is suitable for single-ended
connection to line level input signals.
The WM8783 uses two 24-bit sigma-delta ADCs. The use of multi-bit feedback and high
oversampling rates reduces the effects of jitter and high frequency noise. The sample rate is set
automatically according to the external clocks connected to LRCLK and MCLK. Many common
sample rates from 8kHz to 96kHz are supported, as described in the “Digital Audio Interface” section.
Digital filters are also incorporated on the ADC output signal path to remove DC offsets and other
unwanted noise. The cut-off frequency of the ADC high-pass filter varies with the ADC sample rate
(fs), but is typically 4Hz when fs = 48kHz.
Filter response plots for the ADC high-pass filter are shown in “Digital Filter Characteristics”.
DIGITAL AUDIO INTERFACE
The digital audio interface is used for outputting ADC data from the WM8783. It uses three pins:
.
.
.
ADCDAT - ADC data output
LRCLK - Left / Right data alignment clock
MCLK - Master clock
The WM8783 operates as a Slave device only; LRCLK and MCLK must be provided as inputs.
It is a requirement of the WM8783 digital audio interface that the bit rate of the ADCDAT data is 64fs
only, where fs is the audio sample rate.
Note that the Bit Clock (BCLK) associated with the digital audio interface is configured and generated
automatically within the WM8783. This allows the ADCDAT to be synchronised to the BCLK in the
host processor, even though the BCLK is not connected externally to the WM8783.
PD, August 2010, Rev 4.0
10
w
Production Data
WM8783
The digital audio interface supports many common sample rates, as detailed in Table 1. The required
MCLK frequency in each case is also noted.
The WM8783 will automatically determine the MCLK / fs ratio according to the supplied LRCLK and
MCLK inputs. Note that the BCLK frequency is 64 x fs in all cases.
SAMPLE RATE
8kHz
MCLK
MCLK RATIO
256 x fs
256 x fs
256 x fs
256 x fs
256 x fs
128 x fs
128 x fs
2.048MHz
4.096MHz
8.192MHz
11.2896MHz
12.288MHz
11.2896MHz
12.288MHz
16kHz
32kHz
44.1kHz
48kHz
88.2kHz
96kHz
Table 1 Digital Audio Interface Clocking
The WM8783 supports 24-bit stereo operation in I2S digital audio format.
In I2S mode, the MSB is available on the second rising edge of BCLK following a LRCLK transition,
as illustrated in Figure 5. The other bits up to the LSB are then transmitted in order.
Note that there are unused BCLK cycles between the LSB of one sample and the MSB of the next.
Note that BCLK is generated internally and is not transmitted or received externally to the WM8783.
Figure 5 I2S Digital Audio Interface format (assuming n-bit word length)
PD, August 2010, Rev 4.0
11
w
WM8783
Production Data
DIGITAL FILTER CHARACTERISTICS
PARAMETER
Passband
TEST CONDITIONS
+/- 0.1dB
MIN
TYP
MAX
UNIT
0
0.454 fs
-6dB
0.5fs
Passband Ripple
Stopband
+/- 0.1
dB
0.546s
-60
Stopband Attenuation
Group Delay
f > 0.546 fs
dB
s
16.5 / fs
TERMINOLOGY
1. Stop Band Attenuation (dB) – the degree to which the frequency spectrum is attenuated (outside audio band)
2. Pass-band Ripple – any variation of the frequency response in the pass-band region
ADC FILTER RESPONSE
20
-2.2m
-20
-40.01
-60.01
-80.01
-100
-120
-140
-160
-180
-200
0
17.64k
35.28k
52.92k
70.56k
88.2k
105.8k
123.5k
141.1k
158.8k
176.4k
MAGNITUDE(dB)
Figure 6 ADC Frequency Response up to 4 x fs (Sample rate, fs = 48kHz)
PD, August 2010, Rev 4.0
12
w
Production Data
WM8783
34.07m
28.12m
22.18m
16.23m
10.28m
4.333m
-1.614m
-7.561m
-13.51m
-19.46m
-25.4m
-31.35m
0
2k
3.999k
5.999k
7.999k
9.998k
12k
14k
16k
18k
20k
MAGNITUDE(dB)
Figure 7 ADC Pass Band Frequency Response up to fs/2 (Sample rate, fs = 48kHz)
0
-5
-10
-15
-20
-25
-30
0
5
10
15
20
Figure 8 ADC High Pass Filter Frequency Response (Sample rate, fs = 48kHz)
PD, August 2010, Rev 4.0
13
w
WM8783
Production Data
APPLICATIONS INFORMATION
RECOMMENDED EXTERNAL COMPONENTS
AUDIO INPUT PATHS
The WM8783 provides 2 analogue audio inputs. Each of these inputs is referenced to the internal DC
reference, VMID. A DC blocking capacitor is required for each input pin. The choice of capacitor is
determined by the filter that is formed between that capacitor and the input impedance of the input
pin. The circuit is illustrated in Figure 9.
Figure 9 Audio Input Path DC Blocking Capacitor
The input impedance is noted in the “Electrical Characteristics”. It is recommended that an input
capacitor is selected such that the Fc cut-off frequency is less than 20Hz.
It is recommended that a 1μF capacitance is used for all WM8783 input connections. Tantalum
electrolytic capacitors are particularly suitable as they offer high stability in a small package size.
See Wolfson Applications Note WAN_0176 for further guidance on the choice of capacitor types.
POWER SUPPLY DECOUPLING
Electrical coupling exists particularly in digital logic systems where switching in one sub-system
causes fluctuations on the power supply. This effect occurs because the inductance of the power
supply acts in opposition to the changes in current flow that are caused by the logic switching. The
resultant variations (or ‘spikes’) in the power supply voltage can cause malfunctions and
unintentional behavior in other components. A decoupling (or ‘bypass’) capacitor can be used as an
energy storage component which will provide power to the decoupled circuit for the duration of these
power supply variations, protecting it from malfunctions that could otherwise arise.
Coupling also occurs in a lower frequency form when ripple is present on the power supply rail
caused by changes in the load current or by limitations of the power supply regulation method. In
audio components such as the WM8783, these variations can alter the performance of the signal
path, leading to degradation in signal quality. A decoupling (or ‘bypass’) capacitor can be used to
filter these effects, by presenting the ripple voltage with a low impedance path that does not affect
the circuit to be decoupled.
These coupling effects are addressed by placing a capacitor between the supply rail and the
corresponding ground reference. In the case of systems comprising multiple power supply rails,
decoupling should be provided on each rail.
The recommended power supply decoupling capacitors for WM8783 are listed below in Table 2.
POWER SUPPLY
DECOUPLING CAPACITOR
AVDD
4.7μF ceramic
VMIDC
4.7μF ceramic
Table 2 Power Supply Decoupling Capacitors
All decoupling capacitors should be placed as close as possible to the WM8783 device.
PD, August 2010, Rev 4.0
14
w
Production Data
WM8783
The VMIDC capacitor is not, technically, a decoupling capacitor. However, it does serve a similar
purpose in filtering noise on the VMID reference. The connection between GND, the VMID
decoupling capacitor and the main system ground should be made at a single point as close as
possible to the GND ball of the WM8783.
Due to the wide tolerance of many types of ceramic capacitors, care must be taken to ensure that the
selected components provide the required capacitance across the required temperature and voltage
ranges in the intended application. For most application the use of ceramic capacitors with capacitor
dielectric X5R is recommended.
See Wolfson Applications Note WAN_0176 for further guidance on the choice of capacitor types.
RECOMMENDED EXTERNAL COMPONENTS DIAGRAM
Figure 10 provides a summary of recommended external components for WM8783. Note that the
actual requirements may differ according to the specific target application.
AVDD
8
2
3
AVDD
GND
MCLK
MCLK
C1
LRCLK
LRCLK
4.7uF
4
5
GND
C2
WM8783
4.7uF
VMIDC
7
6
INL
INL
INR
INR
1
ADCDAT
Figure 10 WM8783 Recommended External Components Diagram
PCB LAYOUT CONSIDERATIONS
Poor PCB layout will degrade the performance and be a contributory factor in EMI, ground bounce
and resistive voltage losses. All external components should be placed as close to the WM8783
device as possible, with current loop areas kept as small as possible.
PD, August 2010, Rev 4.0
15
w
WM8783
Production Data
PACKAGE DIMENSIONS
D: 8 PIN SOIC 3.9mm Wide Body
DM009.B
B
e
8
5
E
H
L
1
4
D
h x 45o
A1
A
-C-
α
C
0.10 (0.004)
SEATING PLANE
Dimensions
(mm)
Dimensions
(Inches)
Symbols
MIN
1.35
0.10
0.33
0.19
4.80
MAX
1.75
0.25
0.51
0.25
5.00
MIN
MAX
A
A1
B
C
D
e
0.0532
0.0040
0.0130
0.0075
0.1890
0.0688
0.0098
0.0200
0.0098
0.1968
1.27 BSC
0.050 BSC
E
h
H
L
3.80
0.25
5.80
0.40
0o
4.00
0.50
6.20
1.27
8o
0.1497
0.0099
0.2284
0.0160
0o
0.1574
0.0196
0.2440
0.0500
8o
α
REF:
JEDEC.95, MS-012
NOTES:
A. ALL LINEAR DIMENSIONS ARE IN MILLIMETERS (INCHES).
B. THIS DRAWING IS SUBJECT TO CHANGE WITHOUT NOTICE.
C. BODY DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSION, NOT TO EXCEED 0.25MM (0.010IN).
D. MEETS JEDEC.95 MS-012, VARIATION = AA. REFER TO THIS SPECIFICATION FOR FURTHER DETAILS.
PD, August 2010, Rev 4.0
16
w
Production Data
WM8783
IMPORTANT NOTICE
Wolfson Microelectronics plc (“Wolfson”) products and services are sold subject to Wolfson’s terms and conditions of sale,
delivery and payment supplied at the time of order acknowledgement.
Wolfson warrants performance of its products to the specifications in effect at the date of shipment. Wolfson reserves the
right to make changes to its products and specifications or to discontinue any product or service without notice. Customers
should therefore obtain the latest version of relevant information from Wolfson to verify that the information is current.
Testing and other quality control techniques are utilisedٛ to the extent Wolfson deems necessary to support its warranty.
Specific testing of all parameters of each device is not necessarily performed unless required by law or regulation.
In order to minimiseٛ risks associated with customer applications, the customer must use adequate design and operating
safeguards to minimiseٛ inherent or procedural hazards. Wolfson is not liable for applications assistance or customer
product design. The customer is solely responsible for its selection and use of Wolfson products. Wolfson is not liable for
such selection or use nor for use of any circuitry other than circuitry entirely embodied in a Wolfson product.
Wolfson’s products are not intended for use in life support systems, appliances, nuclear systems or systems where
malfunction can reasonably be expected to result in personal injury, death or severe property or environmental damage.
Any use of products by the customer for such purposes is at the customer’s own risk.
Wolfson does not grant any licence (express or implied) under any patent right, copyright, mask work right or other
intellectual property right of Wolfson covering or relating to any combination, machine, or process in which its products or
services might be or are used. Any provision or publication of any third party’s products or services does not constitute
Wolfson’s approval, licence, warranty or endorsement thereof. Any third party trade marks contained in this document
belong to the respective third party owner.
Reproduction of information from Wolfson datasheets is permissible only if reproduction is without alteration and is
accompanied by all associated copyright, proprietary and other notices (including this notice) and conditions. Wolfson is
not liable for any unauthorisedٛ alteration of such information or for any reliance placed thereon.
Any representations made, warranties given, and/or liabilities accepted by any person which differ from those contained in
this datasheet or in Wolfson’s standard terms and conditions of sale, delivery and payment are made, given and/or
accepted at that person’s own risk. Wolfson is not liable for any such representations, warranties or liabilities or for any
reliance placed thereon by any person.
ADDRESS:
Wolfson Microelectronics plc
26 Westfield Road
Edinburgh
EH11 2QB
United Kingdom
Tel :: +44 (0)131 272 7000
Fax :: +44 (0)131 272 7001
Email :: sales@wolfsonmicro.com
PD, August 2010, Rev 4.0
w
17
相关型号：
WM8786GEDS/V
Consumer Circuit, CMOS, PDSO20, 7.20 X 5.30 MM, 1.75 MM HEIGHT, MO-150AE, SSOP-20
CIRRUS
©2020 ICPDF网 联系我们和版权申明