XC3S400A-4FGG320C [XILINX]
Field Programmable Gate Array, 896 CLBs, 400000 Gates, 250MHz, 8064-Cell, CMOS, PBGA320, LEAD FREE, FPBGA-320;
| 型号： | XC3S400A-4FGG320C |
| 厂家： | 
XILINX, INC |
| 描述： | Field Programmable Gate Array, 896 CLBs, 400000 Gates, 250MHz, 8064-Cell, CMOS, PBGA320, LEAD FREE, FPBGA-320 时钟 栅 可编程逻辑 |
| 文件： | 总7页 (文件大小：187K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
7
R
Extended Spartan-3A Family Overview
DS706 (v1.1) February 2, 2011
Product Specification
General Description
The Extended Spartan®-3A family of Field-Programmable Gate Arrays (FPGAs) solves the design challenges in many high-
volume, cost-sensitive electronic applications. With 12 devices ranging from 50,000 to 3.4 million system gates (as shown in
Table 1), the Extended Spartan-3A family provides a broad range of densities and package options, integrated DSP MACs,
and low total system cost while increasing functionality. The Extended Spartan-3A family includes the Spartan-3A devices
and the higher density Spartan-3A DSP devices. It also includes the nonvolatile Spartan-3AN devices, which combine
leading-edge FPGA and flash technologies to provide a new evolution in security, protection and functionality, ideal for
space-critical or secure applications.
The Extended Spartan-3A family improves system performance and reduces the cost of configuration. These
enhancements, combined with proven 90 nm process technology, deliver more functionality and bandwidth per dollar.
Because of its exceptionally low cost, the Extended Spartan-3A family is ideally suited to a wide range of consumer
electronics applications, including broadband access, home networking, display/projection, and digital television equipment.
The Extended Spartan-3A family is a superior alternative to mask-programmed ASICs. FPGAs avoid the high initial cost,
lengthy development cycles, the inherent inflexibility of conventional ASICs, and permit field design upgrades.
Summary of Extended Spartan-3A Family Features
•
Very low-cost, high-performance logic solution for high-
volume, cost-conscious applications
•
Eight low-skew global clock networks, eight additional
clocks per half device, plus abundant low-skew routing
•
•
•
•
•
Low-cost QFP and BGA packaging, Pb-free options
Flexible power management
•
•
•
Hierarchical SelectRAM™ memory architecture
Configuration interface to industry-standard PROMs
Leading connectivity platform
Complete Xilinx® ISE® and free WebPACK™
development system software support
Abundant, flexible logic resources
•
•
•
MicroBlaze™ and PicoBlaze™ embedded processors
reduce risk
Dedicated resources for high-speed digital signal
processing applications
Low-cost starter kits from Xilinx, distributors, and third
parties
•
Precise clock management with up to eight Digital
Clock Managers (DCMs)
XA versions available for Automotive applications
•
Integrated flash memory in Spartan-3AN devices
Table 1: Summary of Extended Spartan-3A Family Attributes
System Equivalent
Gates Logic Cells
Distributed Block RAM
In-System
Dedicated
Maximum
User I/O
Device
CLBs Slices
DSP48As DCMs
RAM Bits(1)
11K
Bits(1)
54K
Flash Bits(2) Multipliers
XC3S50A/AN
XC3S200A/AN
XC3S400A/AN
XC3S700A/AN
50K
1,584
4,032
176
448
704
1M
4M
4M
8M
16M
-
3
16
20
20
32
-
-
2
4
4
8
8
8
8
144
248(3)
311
200K
400K
700K
1,792
3,584
5,888
28K
288K
360K
360K
576K
1,512K
2,268K
-
-
8,064
896
56K
13,248
25,344
37,440
53,712
1,472
92K
-
372
XC3S1400A/AN 1400K
2,816 11,264
4,160 16,640
5,968 23,872
176K
260K
373K
-
502
XC3SD1800A
XC3SD3400A
1800K
3400K
84
126
519
-
-
469
Notes:
1. By convention, one Kb is equivalent to 1,024 bits.
2. In-System flash is available in the Spartan-3AN devices only.
3. Maximum user I/O for XC3S200AN is 195.
© Copyright 2008–2011 Xilinx, Inc. XILINX, the Xilinx logo, Virtex, Spartan, ISE, and other designated brands included herein are trademarks of Xilinx in the United States and
other countries. PCI, PCI Express, PCIe, and PCI-X are trademarks of PCI-SIG. All other trademarks are the property of their respective owners.
DS706 (v1.1) February 2, 2011
www.xilinx.com
Product Specification
1
R
Extended Spartan-3A Family Overview
Extended Spartan-3A Family Features
This section describes the features of the Extended Spartan-3A family of FPGAs.
•
Very low-cost, high-performance logic solution for high-
volume, cost-conscious applications
•
Precise clock management with up to eight Digital
Clock Managers (DCMs)
•
•
Use fewer standard components
Increase system reliability
•
•
•
•
Clock skew elimination (delay locked loop)
Frequency synthesis, multiplication, division
High-resolution phase shifting
•
Flexible power management
•
•
Low 1.2V core voltage
Wide frequency range (5 MHz to over 320 MHz)
Selectable I/O voltage with 3.3V, 2.5V, 1.8V, 1.5V,
and 1.2V signaling
•
Integrated flash memory in Spartan-3AN devices
•
Up to 16 Mb of internal flash for configuration and
application storage
•
•
•
Full 3.3V 10% compatibility and hot swap
compliance
•
Up to 11 Mb of user storage available for
embedded processing, code shadowing, or
scratchpad memory
Dual-range auxiliary voltage allows 3.3V setting to
simplify 3.3V-only design
Suspend and hibernate modes reduce system power
•
•
Enables single-chip board designs for space-
conscious applications
•
Leading connectivity platform
•
Multi-standard SelectIO™ interface pins support
most popular and emerging signaling standards
Enhanced design security with flash memory
protection and security register
•
•
•
•
•
•
Up to 519 I/O pins or 227 differential signal pairs
LVCMOS, LVTTL, HSTL, SSTL single-ended I/O
Selectable output drive, up to 24 mA per pin
QUIETIO standard reduces I/O switching noise
640+ Mb/s data transfer rate per differential I/O
•
•
Eight low-skew global clock networks, eight additional
clocks per half device, plus abundant low-skew routing
Hierarchical SelectRAM memory architecture
•
Up to 2.2 Mb of fast block RAM with byte write
enables for processor applications
LVDS, RSDS, mini-LVDS, HSTL/SSTL differential
I/O with integrated differential termination resistors
•
•
Up to 373 Kb of efficient distributed RAM
External DDR/DDR2 SDRAM support up to
400 Mb/s
•
•
Enhanced Double Data Rate (DDR) support
Compliant to 32-/64-bit, 33/66 MHz PCI™ technology
•
Configuration interface to industry-standard PROMs
•
•
Abundant, flexible logic resources
•
•
•
•
Low-cost, space-saving SPI serial flash PROM
x8 or x8/x16 parallel NOR flash PROM
Low-cost Xilinx Platform Flash with JTAG
•
Densities up to 53,712 logic cells, including
optional shift register or distributed RAM support
•
Efficient wide multiplexers and wide logic improve
performance and density
Load multiple bitstreams under FPGA control with
MultiBoot capability
•
•
Fast look-ahead carry logic
•
•
Complete Xilinx ISE and free WebPACK development
system software support
IEEE 1149.1/1532 JTAG programming/debug port
Dedicated resources for high-speed digital signal
processing applications
•
Industry’s most comprehensive IP library
•
•
18-bit by 18-bit multiplier with optional pipeline
MicroBlaze and PicoBlaze embedded processors
250 MHz XtremeDSP™ DSP48A block in the
largest two devices
•
•
Integrate soft processor into FPGA to reduce Bill of
Materials
-
48-bit accumulator for multiply-accumulate
(MAC) operation
Reduce obsolescence risks with soft processors
•
•
Low-cost QFP and BGA packaging, Pb-free options
Common footprints support easy density migration
-
Integrated 18-bit pre-adder for multiply or
multiply-add operation
•
Low-cost starter kits from Xilinx, distributors, and third
parties
-
-
Optional cascaded Multiply or MAC
Fills the DSP performance gap between DSP
processors and high-end custom solutions
•
Complete starter kits designed for cost-sensitive,
high-volume applications with design examples
•
XA versions available for Automotive applications
DS706 (v1.1) February 2, 2011
www.xilinx.com
Product Specification
2
R
Extended Spartan-3A Family Overview
Architectural Overview
The Extended Spartan-3A family architecture consists of
five fundamental programmable functional elements:
MultiBoot configuration allows two or more FPGA
configuration bitstreams to be stored in a single SPI serial
flash or a parallel NOR flash. The FPGA application controls
which configuration to load next and when to load it.
•
Configurable Logic Blocks (CLBs) contain flexible
Look-Up Tables (LUTs) that implement logic plus
storage elements used as flip-flops or latches. CLBs
perform a wide variety of logical functions as well as
store data.
Additionally, each FPGA in the Extended Spartan-3A family
contains a unique, factory-programmed Device DNA
identifier useful for tracking purposes, anti-cloning designs,
or IP protection.
•
Input/Output Blocks (IOBs) control the flow of data
between the I/O pins and the internal logic of the
device. IOBs support bidirectional data flow plus
3-state operation. Supports a variety of signal
standards, including several high-performance
differential standards. Double Data-Rate (DDR)
registers are included.
I/O Capabilities
The SelectIO interface of the Extended Spartan-3A family
supports many popular single-ended and differential
standards. Table 2 shows the maximum number of user
I/Os and input-only pins for each device/package
combination.
•
•
Block RAM provides data storage in the form of
18-Kbit dual-port blocks.
FPGAs in the Extended Spartan-3A family support the
following single-ended standards:
Multiplier or DSP48A Blocks accept two 18-bit binary
numbers as inputs and calculate the product. The
DSP48A blocks in the two largest members of the
Extended Spartan-3A family add an 18-bit pre-adder
and 48-bit accumulator.
•
•
3.3V low-voltage TTL (LVTTL)
Low-voltage CMOS (LVCMOS) at 3.3V, 2.5V, 1.8V,
1.5V, or 1.2V
•
Digital Clock Manager (DCM) Blocks provide self-
calibrating, fully digital solutions for distributing,
delaying, multiplying, dividing, and phase-shifting clock
signals.
•
•
3.3V PCI at 33 MHz or 66 MHz
HSTL I, II, and III at 1.5V and 1.8V, commonly used in
memory applications
•
SSTL I and II at 1.8V, 2.5V, and 3.3V, commonly used
for memory applications
Configuration
FPGAs in the Extended Spartan-3A family support the
following differential standards:
The Extended Spartan-3A family is programmed by loading
configuration data into robust, reprogrammable, static
CMOS configuration latches (CCLs) that collectively control
all functional elements and routing resources. The FPGA
configuration data is stored externally in a PROM or some
other nonvolatile medium, either on or off the board, or
stored within the FPGA in the nonvolatile Spartan-3AN
devices. After applying power, the configuration data is
written to the FPGA using any of eight different modes:
•
LVDS, mini-LVDS, RSDS, and PPDS I/O at 2.5V or
3.3V
•
•
•
•
Bus LVDS I/O at 2.5V
TMDS I/O at 3.3V
Differential HSTL and SSTL I/O
LVPECL inputs at 2.5V or 3.3V
•
•
Master Serial from a Xilinx Platform Flash PROM
Serial Peripheral Interface (SPI) from an industry-
standard SPI serial flash
•
•
Internal SPI flash memory (Spartan-3AN devices)
Byte Peripheral Interface (BPI) Up from an industry-
standard x8 or x8/x16 parallel NOR flash
•
•
•
Slave Serial, typically downloaded from a processor
Slave Parallel, typically downloaded from a processor
Boundary Scan (JTAG), typically downloaded from a
processor or system tester
•
MultiBoot configuration
DS706 (v1.1) February 2, 2011
www.xilinx.com
Product Specification
3
R
Extended Spartan-3A Family Overview
Table 2: Available User I/Os
VQ100
Device
TQ144
TQG144
FT256
FTG256
FG320
FGG320
FG400
FGG400
CS484
CSG484
FG484
FGG484
FG676
FGG676
VQG100
Body Size (mm)
XC3S50A/AN
14 x 14(1)
20 x 20(1)
17 x 17
144
195
195
161(2)
161(2)
-
19 x 19
21 x 21
19 x 19
23 x 23
27 x 27
68(2)
108
-
-
-
-
-
-
XC3S200A/AN
XC3S400A/AN
XC3S700A/AN
XC3S1400A/AN
XC3SD1800A
XC3SD3400A
68(2)
-
-
-
-
-
-
248(2)
-
-
-
-
-
-
-
-
251(2)
311
-
-
-
372
375
-
-
-
-
311(2)
-
-
-
-
502
519
469
-
309
309
-
-
-
-
Notes:
1. The footprints for the VQ/TQ packages are larger than the package body. See the package drawings
(http://www.xilinx.com/support/documentation/package_specifications.htm) for details.
2. These options are available only in the Spartan-3A devices, not the Spartan-3AN devices. See the data sheets for each device for Pb and
Pb-free package option availability.
Package Marking
Figure 1 provides a top marking example for the Extended
Spartan-3A family in the quad-flat packages. Figure 2
shows the top marking for the Extended Spartan-3A family
in BGA packages. The markings for the BGA packages are
nearly identical to those for the quad-flat packages, except
that the marking is rotated with respect to the ball A1
indicator.
The “5C” and “4I” Speed Grade/Temperature Range part
combinations might be dual marked as “5C/4I”.
X-Ref Target - Figure 1
Mask Revision Code
Fabrication Code
R
R
Process Technology
SPARTAN
XC3S50ATM
Device Type
Date Code
Package
TQ144AGQ0625
D1234567A
Speed Grade
4C
Lot Code
Temperature Range
Pin P1
DS706_01_072508
Figure 1: Extended Spartan-3A Device QFP Package Marking Example
X-Ref Target - Figure 2
Mask Revision Code
R
BGA Ball A1
Fabrication Code
Process Code
R
SPARTAN
Device Type
XC3S50ATM
Date Code
Package
FT256 AGQ0625
D1234567A
4C
Lot Code
Speed Grade
Temperature Range
DS706_02_072508
Figure 2: Extended Spartan-3A Device BGA Package Marking Example
DS706 (v1.1) February 2, 2011
www.xilinx.com
Product Specification
4
R
Extended Spartan-3A Family Overview
Ordering Information
The Extended Spartan-3A family is available in both standard and Pb-free packaging options for all options of the
Spartan-3A devices and the Spartan-3A DSP devices, and for most options of the Spartan-3AN devices (see DS557,
Spartan-3AN FPGA Family: Introduction and Ordering Information for details).The Pb-free packages include a “G” character
in the ordering code (see Figure 3).
X-Ref Target - Figure 3
Example:
XC3S50A -4 FTG256 C
Device Type
Speed Grade
Package Type/Number of Pins
Temperature Range
DS706_03_072508
Figure 3: Ordering Information
Device
Speed Grade
–4 Standard Performance
–5 High Performance
Package Type / Number of Pins
VQ(G)100 100-pin Very Thin Quad Flat Pack (VQFP)
TQ(G)144 144-pin Thin Quad Flat Pack (TQFP)
FT(G)256 256-ball Fine-Pitch Thin Ball Grid Array (FTBGA)
Temperature Range (TJ)
Commercial (0°C to 85°C)
Industrial (–40°C to 100°C)
XC3S50A/AN
XC3S200A/AN
XC3S400A/AN
C
I
Low Power Industrial (–40°C
to 100°C) for Spartan-3A
DSP devices (see DS610,
Spartan-3A DSP FPGA Data
Sheet)
LI
XC3S700A/AN
XC3S1400A/AN
XC3SD1800A
XC3SD3400A
FG(G)320 320-ball Fine-Pitch Ball Grid Array (FBGA)
FG(G)400 400-ball Fine-Pitch Ball Grid Array (FBGA)
CS(G)484 484-ball Chip-Scale Ball Grid Array (FBGA)
FG(G)484 484-ball Fine-Pitch Ball Grid Array (FBGA)
FG(G)676 676-ball Fine-Pitch Ball Grid Array (FBGA)
Notes:
1. The –5 speed grade is exclusively available in the Commercial temperature range.
DS706 (v1.1) February 2, 2011
www.xilinx.com
Product Specification
5
R
Extended Spartan-3A Family Overview
Extended Spartan-3A Family Documentation
Complete and up-to-date documentation of the Extended Spartan-3A family of FPGAs is available on the Xilinx website. The
following files are also available for download:
DS529, Spartan-3A FPGA Data Sheet
DS610, Spartan-3A DSP FPGA Data Sheet
DS557, Spartan-3AN FPGA Data Sheet
•
•
•
•
Detailed Descriptions by Mode
ISE iMPACT Programming Examples
MultiBoot Reconfiguration
These data sheets contain DC and Switching Characteristic
specifications and pinouts for the Extended Spartan-3A
family.
Design Authentication using Device DNA
UG333, Spartan-3AN FPGA In-System Flash User Guide
UG331, Spartan-3 Generation FPGA User Guide
This guide provides information for Spartan-3AN FPGA
applications that write to or read from the In-System flash
memory after configuration:
This guide includes chapters on:
•
•
•
•
•
•
•
•
•
•
•
•
•
•
Clocking Resources
•
•
•
•
•
•
SPI_ACCESS interface
Digital Clock Managers (DCMs)
Block RAM
In-System flash memory architecture
Read, program, and erase commands
Status registers
Configurable Logic Blocks (CLBs)
I/O Resources
Sector Protection and Sector Lockdown features
Security Register with Unique Identifier
Embedded Multiplier Blocks
Programmable Interconnect
ISE Design Tools
UG431, XtremeDSP DSP48A for Spartan-3A DSP
FPGAs User Guide
IP Cores
This guide describes the DSP48A slices and the DSP48A
pre-adder.
Embedded Processing and Control Solutions
Pin Types and Package Overview
Package Drawings
Extended Spartan-3A Family Starter Kits
For specific hardware examples, see the Starter Kit boards
for the Extended Spartan-3A family. The following web page
has links to various boards for each family, including design
examples and the user guides:
Powering FPGAs
Power Management
UG332, Spartan-3 Generation Configuration User Guide
http://www.xilinx.com/products/boards/s3_sk_promo.htm
This guide includes chapters on:
•
Configuration Overview
Revision History
The following table shows the revision history for this document:
Date
Version
1.0
Description of Revisions
08/04/08
01/29/10
02/02/11
Initial Xilinx release.
1.0.1
1.1
Corrected typo in the slice count for XC3SD1800A in Table 1.
Updated for new Spartan-3AN family part/package combinations: XC3S50AN and XC3S400AN in
FT(G)256 package, and XC3S1400AN in FG(G)484 package. Removed footnote for maximum user
I/O for XC3S50A/AN in Table 1. Updated Table 2 content and table notes. Updated Device
Temperature table.
DS706 (v1.1) February 2, 2011
www.xilinx.com
Product Specification
6
R
Extended Spartan-3A Family Overview
Notice of Disclaimer
THE XILINX HARDWARE FPGA AND CPLD DEVICES REFERRED TO HEREIN (“PRODUCTS”) ARE SUBJECT TO THE TERMS AND
CONDITIONS OF THE XILINX LIMITED WARRANTY WHICH CAN BE VIEWED AT http://www.xilinx.com/warranty.htm. THIS LIMITED
WARRANTY DOES NOT EXTEND TO ANY USE OF PRODUCTS IN AN APPLICATION OR ENVIRONMENT THAT IS NOT WITHIN THE
SPECIFICATIONS STATED IN THE XILINX DATA SHEET. ALL SPECIFICATIONS ARE SUBJECT TO CHANGE WITHOUT NOTICE.
PRODUCTS ARE NOT DESIGNED OR INTENDED TO BE FAIL-SAFE OR FOR USE IN ANY APPLICATION REQUIRING FAIL-SAFE
PERFORMANCE, SUCH AS LIFE-SUPPORT OR SAFETY DEVICES OR SYSTEMS, OR ANY OTHER APPLICATION THAT INVOKES
THE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR PROPERTY OR ENVIRONMENTAL DAMAGE (“CRITICAL
APPLICATIONS”). USE OF PRODUCTS IN CRITICAL APPLICATIONS IS AT THE SOLE RISK OF CUSTOMER, SUBJECT TO
APPLICABLE LAWS AND REGULATIONS.
DS706 (v1.1) February 2, 2011
www.xilinx.com
Product Specification
7
相关型号：
XC3S400A-4FGG320I
Field Programmable Gate Array, 896 CLBs, 400000 Gates, 250MHz, 8064-Cell, CMOS, PBGA320, LEAD FREE, FPBGA-320
XILINX
XC3S400A-4FTG256C
Field Programmable Gate Array, 896 CLBs, 400000 Gates, 250MHz, 8064-Cell, CMOS, PBGA256, LEAD FREE, FPTBGA-256
XILINX
XC3S400A-4FTG256I
Field Programmable Gate Array, 896 CLBs, 400000 Gates, 250MHz, 8064-Cell, CMOS, PBGA256, LEAD FREE, FPTBGA-256
XILINX
XC3S400AN-4FGG400I
Field Programmable Gate Array, 896 CLBs, 400000 Gates, 280MHz, 8064-Cell, CMOS, PBGA400, 21 X 21 MM, ROHS COMPLIANT, FBGA-400
XILINX
XC3S400AN-4FGG676I
Field Programmable Gate Array, 896 CLBs, 400000 Gates, 667MHz, CMOS, PBGA676, ROHS COMPLIANT, FBGA-676
XILINX
XC3S400AN-4FTG256I
Field Programmable Gate Array, 896 CLBs, 400000 Gates, 667MHz, 8064-Cell, CMOS, PBGA256, ROHS COMPLIANT, FTBGA-256
XILINX
XC3S400AN-4TQ144I
Field Programmable Gate Array, 896 CLBs, 400000 Gates, 667MHz, CMOS, PQFP144, TQFP-144
XILINX
XC3S400AN-4TQG144C
Field Programmable Gate Array, 896 CLBs, 400000 Gates, 667MHz, CMOS, PQFP144, ROHS COMPLIANT, TQFP-144
XILINX
XC3S400AN-5FG676C
Field Programmable Gate Array, 896 CLBs, 400000 Gates, 770MHz, CMOS, PBGA676, FBGA-676
XILINX
XC3S400AN-5TQ144C
Field Programmable Gate Array, 896 CLBs, 400000 Gates, 770MHz, CMOS, PQFP144, TQFP-144
XILINX
©2020 ICPDF网 联系我们和版权申明