ICS9248YF-66 [ICSI]
Frequency Timing Generator for PENTIUM II Systems; 频率时序发生器奔腾II系统
| 型号： | ICS9248YF-66 |
| 厂家： | 
INTEGRATED CIRCUIT SOLUTION INC |
| 描述： | Frequency Timing Generator for PENTIUM II Systems |
| 文件： | 总11页 (文件大小：382K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
ICS9248-66
Integrated
Circuit
Advance Information
Systems, Inc.
Frequency Timing Generator for PENTIUM II Systems
Features
Key Specification
Generates the following system clocks:
CPU Output Jitter: <250ps
-3CPUclocks(2.5V, 100/133MHz)
- 8 PCI clocks, including 1 free-running (3.3V, 33MHz)
-1CPU/2clocks(2.5V, 50/66MHz)
-1IOAPICclocks(2.5V,16.67MHz)
-3Fixedfrequency66MHzclocks(3.3V, 66MHz)
-2REFclocks(3.3V,14.318MHz)
CPU/2 Output Jitter. <250ps
IOAPIC Output Jitter: <500ps
48MHz, 3V66, PCIOutputJitter:<500ps
Ref Output Jitter. <1000ps
CPUOutputSkew:<175ps
PCI Output Skew: <500ps
3V66OutputSkew<250ps
CPU to 3V66 Output Offset: 0.0 - 1.5ns (CPU leads)
3V66 to PCI Output Offset: 1.5 - 4.0ns (3V66 leads)
CPU to IOAPIC Output Offset 1.5 - 4.0ns (CPU leads)
-1USBclock(3.3V,48MHz)
Efficient power management through PD#, CPU_STOP#
andPCI_STOP#.
0 to -0.5% typical down spread modulation on CPU,
PCI, IOAPIC, 3V66 and CPU/2 output clocks.
Usesexternal14.318MHzcrystal.
Block Diagram
Pin Configuration
48-pin SSOP
ADVANCE INFORMATION documents contain information on products
in the formative or design phase development. Characteristic data and
other specifications are design goals. ICS reserves the right to change or
discontinue these products without notice.
9248-66 Rev - 7/28/99
ICS9248-66
Advance Information
General Description
Power Groups:
VDDREF,GNDREF=REF,X1,X2
GNDPCI,VDDPCI=PCICLK
VDD66,GND66=3V66
The ICS9248-66 is a main clock synthesizer chip for Pentium
II based systems using Rambus Interface DRAMs. This chip
provides all the clocks required for such a system when used
with a Direct Rambus Clock Generator(DRCG) chip such as
theICS9211-01.
VDD48,GND48=48MHz
VDDCOR,GNDCOR=PLLCore
VDDLCPU/2,GNDLCPU/2=CPU/2
VDDLIOAPIC,GNDIOAPIC=IOAPIC
Spread Spectrum may be enabled by driving the SPREAD#
pin active. Spread spectrum typically reduces system EMI
by 8dB to 10dB. This simplifies EMI qualification without
resorting to board design iterations or costly shielding. The
ICS9248-66 employs a proprietary closed loop design, which
tightly controls the percentage of spreading over process
and temperature variations.
The CPU/2 clocks are inputs to the DRCG.
Pin Descriptions
Pin number
Pin name
Type
PWR
OUT
PWR
Description
1, 7, 13, 19, 23, 26,
GND
Ground pins
35
2, 3
REF(0:1)
VDD
14.318MHz reference clock outputs at 3.3V
Power pins 3.3V
4, 10, 16, 22, 28, 36
5
6
X1
X2
IN
XTAL_IN 14.318MHz crystal input
OUT
XTAL_OUT Crystal output
Free running PCI clock at 3.3V. Synchronous to CPU clocks. Not affected by the
PCI_STOP# input.
8
PCICLK_F
OUT
9, 11, 12, 14,
15, 17, 18
20, 21, 24
PCICLK[1:7]
3V66[0:2]
OUT
OUT
IN
PCI clock outputs at 3.3V. Synchronous to CPU clocks.
66MHz outputs at 3.3V. These outputs are stopped when CPU_STOP# is driven active..
This selects the frequency for the CPU and CPU/2 outputs. High = 133MHz,
Low=100MHz
25
SEL 133/100#
27
48MHz
OUT
IN
Fixed 48MHz clock output. 3.3V
29, 30
SEL[0:1]
Function select pins. See truth table for details.
Enables spread spectrum when active(Low). modulates all the CPU, PCI, IOAPIC, 3V66
and CPU/2 clocks. Does not affect the REF and 48MHz clocks. 0.5% down spread
modulation.
31
SPREAD#
IN
This asynchronous input powers down the chip when drive active(Low). The internal PLLs
are disabled and all the output clocks are held at a Low state.
This asychronous input halts the CPUCLK[0:3] and the 3V66[0:3] clocks at logic "0"
when driven active(Low). Does not affect the CPU/2 clocks.
This asynchronous input halts the PCICLK[1:7] at logic"0" when driven active(Low).
PCICLK_F is not affected by this input.
32
33
PD#
IN
IN
CPU_STOP#
34
40
PCI_STOP#
GNDLCPU
IN
PWR
OUT
Ground pin for the CPUCLKs
Host bus clock output at 2.5V. 133MHz or 100MHz depending on the state of the SEL
133/100MHz.
37, 38, 41
CPUCLK[0:3]
39, 42
43
VDDLCPU
PWR
PWR
Power pin for the CPUCLKs. 2.5V
GNDLCPU/2
Ground pin for the CPU/2 clocks.
2.5V clock outputs at 1/2 CPU frequency. 66MHz or50MHz depending on the state of the
SEL 133/100# input pin.
44
CPU/2
OUT
45
46
47
48
VDDLCPU/2
GNDLIOAPIC
IOAPIC
PWR
PWR
OUT
PWR
Power pin for the CPU/2 clocks. 2.5V
Ground pin for the IOAPIC outputs.
IOAPIC clocks at 2.5V. Synchronous with CPUCLKs but fixed at 16.67MHz.
VDDLIOAPIC
Power pin for the IOAPIC outputs. 2.5V.
2
ICS9248-66
Advance Information
Frequency Select:
SEL
133/100- SEL1 SEL0
#
CPU
MHz
CPU/2
MHz
3V66
MHz
PCI
MHz
48
MHz
REF IOAPIC
Comments
MHz
MHz
0
0
0
0
0
1
Hi-Z
N/A
Hi-Z
N/A
Hi-Z
N/A
Hi-Z
N/A
Hi-Z
N/A
Hi-Z
N/A
Hi-Z
N/A
Tri-state
Reserved
48MHz PLL
disabled
0
0
1
1
1
0
0
1
0
100
100
50
50
66.6
66.6
33.3
33.3
Hi-Z 14.318
16.67
16.67
48
TCLK/-
2
14.318
TCLK/2 TCLK/4 TCLK/4 TCLK/8
TCLK TCLK/16 Test mode (1)
1
1
1
0
1
1
1
0
1
N/A
133.3
133.3
N/A
66.6
66.6
N/A
66.6
66.6
N/A
33.3
33.3
N/A
Hi-Z 14.318
48 14.318
N/A
N/A
16.67
16.67
Reserved
Note:
1. TCLK is a test clock driven on the x1 input during test mode.
ICS9248-66 Power Management Features:
REF.
48MHz
CPU_STOP#
PD# PCI_STOP# CPUCLK CPU/2 IOAPIC 3V66
PCI
LOW
LOW
ON
PCI_F
Osc
VCOs
OFF
ON
X
0
0
1
1
0
1
1
1
1
X
0
1
0
1
LOW
LOW
LOW
ON
LOW
ON
LOW
ON
LOW
LOW
LOW
ON
LOW
ON
LOW
ON
OFF
ON
ON
ON
ON
ON
ON
ON
ON
ON
ON
ON
LOW
ON
ON
ON
ON
ON
ON
ON
ON
ON
ON
ON
Note:
1. LOW means outputs held static LOW as per latency requirement next page.
2. On means active.
3. PD# pulled Low, impacts all outputs including REF and 48 MHz outputs.
4.All 3V66 as well as all CPLU clocks should stop cleanly when CPU_STOP# is pulled LOW.
5. CPU/2, IOAPIC, REF, 48 MHz signals are not controlled by the CPU_STOP# functionality and are enabled all in all conditions
except PD# = LOW
3
ICS9248-66
Advance Information
Power Management Requirements:
Latency
Singal
Singal State
No. of rising edges of
PCICLK
0 (disabled)
1
1
CPU_STOP
PCI_STOP#
PD#
1 (enabled)
0 (disabled)
1
1 (enabled)
1
1 (normal operation)
0 (power down)
3mS
2max.
Note:
1. Clock on/off latency is defined in the number of rising edges of free running PCICLKs between the clock disable goes low/
high to the first valid clock comes out of the device.
2. Power up latency is when PWR_DWN# goes inactive (high to when the first valid clocks are dirven from the device.
CPU_STOP# Timing Diagram
CPU_STOP# is an asynchronous input to the clock synthesizer. It is used to turn off the CPU and 3V66 clocks for low power
operation. CPU_STOP# is asserted asynchronously by the external clock control logic with the rising edge of free running PCI
clock (and hence CPU clock) and must be internally synchronized to the external output. All other clocks will continue to run
while the CPU clocks are disabled. The CPU clocks must always be stopped in a low state and started in such a manner as to
guarantee that the high pulse width is a full pulse. ONLYone rising edge of PCICLK_Fis allowed after the clock control logic
switched for both the CPU and 3V66 outputs to become enabled/disabled.
Notes:
1.All timing is referenced to the internal CPUCLK.
2. The internal label means inside the chip and is a reference only. This in fact may not be the way that the control is designed.
3. CPU_STOP# signal is an input singal that must be made synchronous to free running PCICLK_F
4. 3V66 clocks also stop/start before
5. PD# and PCI_STOP# are shown in a high state.
6. Diagrams shown with respect to 133MHz. Similar operation when CPU is 100MHz
4
ICS9248-66
Advance Information
PCI_STOP# Timing Diagram
PCI_STOP# is an input to the clock synthesizer and must be made synchronous to the clock driver PCICLK_F output. It is used
to turn off the PCI clocks for low power operation. PCI clocks are required to be stopped in a low state and started such that a
full high pulse width is guaranteed. ONLYonerisingedgeofPCICLK_Fisallowed after the clock control logic switched for the
PCI outputs to become enabled/disabled.
Notes:
1. All timing is referenced to CPUCLK.
2. PCI_STOP# signal is an input signal which must be made synchronous to PCICLK_F output.
3. Internal means inside the chip.
4. All other clocks continue to run undisturbed.
5. PD# and CPU_STOP# are shown in a high state.
6. Diagrams shown with respect to 133MHz. Similar operation when CPU is 100MHz.
5
ICS9248-66
Advance Information
PD# Timing Diagram
The power down selection is used to put the part into a very low power state without turning off the power to the part. PD# is
an asynchronous active low input. This signal needs to be synchronized internal to the device prior to powering down the clock
synthesizer.
PD# is an asynchronous function for powering up the system. Internal clocks are not running after the device is put in power
down. When PD# is active low all clocks need to be driven to a low value and held prior to turning off the VCOs and crystal. The
power up latency needs to be less than 3 mS. The power down latency should be as short as possible but conforming to the
sequence requirements shown below. PCI_STOP# and CPU_STOP# are considered to be don't cares during the power down
operations. The REF and 48MHz clocks are expected to be stopped in the LOW state as soon as possible. Due to the state of
the internal logic, stopping and holding the REF clock outputs in the LOW state may require more than one clock cycle to
complete.
Notes:
1. All timing is referenced to the Internal CPUCLK (defined as inside the ICS9148 device).
2. Internal means inside the chip
3. PD# is an asynchronous input and metastable conditions may exist. This signal is synchronized inside this part.
4. The shaded sections on the VCO and the Crystal signals indicate an active clock.
5. Diagrams shown with respect to 133MHz. Similar operation when CPU is 100MHz.
6
ICS9248-66
Advance Information
Absolute Maximum Ratings
Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . 7.0V
Logic Inputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . GND 0.5 V to VDD +0.5 V
Ambient Operating Temperature . . . . . . . . . . . . 0°C to +70°C
Storage Temperature . . . . . . . . . . . . . . . . . . . . . . 65°C to +150°C
Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are
stress specifications only and functional operation of the device at these or any other conditions above those listed in the
operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods
may affect product reliability.
Group Offset
Group
Offset
Measurement Loads
CPU @ 20pF, 3V66 @ 30pF
3V66 @ 30pF, PCI @ 30pF
Measure Points
CPU @1.25V, 3V66 @ 1.5V
3V66 @ 1.5V, PCI @ 1.5V
CPU to 3V66
3V66 to PCI
CPU to IOAPIC
0.0-1.5ns CPU leads
1.5-4.0ns 3V66 leads
1.5-4.0ns CPU leads
CPU @ 20pF, IOAPIC @ 20pF CPU @1.25V, IOAPIC @ 1.5V
Note: 1. All offsets are to be measured at rising edges.
Electrical Characteristics - Input/Supply/Common Output Parameters
TA = 0 - 70C; Supply Voltage VDD = 3.3 V +5%, VDDL=2.5 V+ 5%(unless otherwise stated)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX UNITS
VDD+0.
V
Input High Voltage
VIH
2
3
Input Low Voltage
Input High Current
Input Low Current
VIL
IIH
VSS-0.3
-5
0.8
5
V
VIN = VDD
A
µ
IIL1
IIL2
VIN = 0 V; Inputs with no pull-up resistors
VIN = 0 V; Inputs with pull-up resistors
A
µ
Input Low Current
Operating Supply
Current
Power Down Supply
Current
A
µ
IDD3.3OP
IDD3.3PD
CL = 0 pF; Select
mA
CL = 0 pF; With input address to Vdd or GND
VDD = 3.3 V;
A
µ
Input frequency
Fi
Lpin
CIN
14.318
MHz
nH
pF
Pin Inductance
7
5
6
Logic Inputs
Input Capacitance1
Cout
CINX
Ttrans
Ts
Out put pin capacitance
X1 & X2 pins
pF
27
45
3
pF
Transition Time1
Settling Time1
Clk Stabilization1
To 1st crossing of target Freq.
From 1st crossing to 1% target Freq.
From VDD = 3.3 V to 1% target Freq.
mS
mS
mS
nS
TSTAB
3
t
PZH,tPZH output enable delay (all outputs)
PLZ,tPZH output disable delay (all outputs)
1
1
10
10
Delay
t
nS
1Guarenteed by design, not 100% tested in production.
7
ICS9248-66
Advance Information
Electrical Characteristics - CPU
TA = 0 - 70C, VDDL = 2.5 V +/-5%; CL = 10 - 20 pF (unless otherwise stated)
PARAMETER
Output Impedance
Output High Voltage
Output Low Voltage
Output High Current
Output Low Current
Rise Time
SYMBOL
CONDITIONS
MIN
TYP MAX UNITS
1
RDSP2B
VO = VDD*(0.5)
IOH = -1 mA
IOL = 1 mA
13.5
2
45
Ω
V
VOH2B
VOL2B
IOH2B
IOL2B
0.4
-27
30
V
VOH @MIN= 1.0V , VOH@ MAX= 2.375V
VOL @MIN= 1.2V , VOL@ MAX= 0.3V
VOL = 0.4 V, VOH = 2.0 V
VOH = 0.4 V, VOL = 2.0 V
VT = 1.25 V
-27
27
mA
mA
ns
1
tr2B
0.4
0.4
45
1.6
1.6
55
1
Fall Time
tf2B
ns
1
Duty Cycle
dt2B
ns
1
Skew
tsk2B
VT = 1.25 V
175
250
ps
1
tjcyc-cyc
VT = 1.25 V
Jitter
ps
1Guarenteed by design, not 100% tested in production.
Electrical Characteristics - CPU/2
TA = 0 - 70C, VDDL = 2.5 V +/-5%; CL = 10 - 20 pF (unless otherwise stated)
PARAMETER
Output Impedance
Output High Voltage
Output Low Voltage
Output High Current
Output Low Current
Rise Time
SYMBOL
CONDITIONS
MIN
13.5
2
TYP MAX UNITS
1
RDSP2B
VO = VDD*(0.5)
IOH = -1 mA
IOL = 1 mA
45
Ω
V
VOH2B
VOL2B
IOH2B
IOL2B
0.4
-27
30
V
VOH @MIN= 1.0V , VOH@ MAX= 2.375V
VOL @MIN= 1.2V , VOL@ MAX= 0.3V
VOL = 0.4 V, VOH = 2.0 V
VOH = 0.4 V, VOL = 2.0 V
VT = 1.25 V
-27
27
mA
mA
ns
1
tr2B
0.4
0.4
45
1.6
1.6
55
1
Fall Time
tf2B
ns
1
Duty Cycle
dt2B
ns
1
tjcyc-cyc
VT = 1.25 V
Jitter
250
ps
1Guarenteed by design, not 100% tested in production.
8
ICS9248-66
Advance Information
Electrical Characteristics - 3V66
TA = 0 - 70C; VDD = 3.3 V+/-5%; CL = 10-30 pF (unless otherwise stated)
PARAMETER
Output Impedance
Output Impedance
Output High Voltage
Output Low Voltage
Output High Current
Output Low Current
Rise Time
SYMBOL
CONDITIONS
MIN
TYP MAX UNITS
1
RDSP1
VO = VDD*(0.5)
VO = VDD*(0.5)
IOH = -1 mA
12
12
2.4
55
55
Ω
Ω
1
RDSN1
VOH1
VOL1
IOH1
IOL1
V
IOL = 1 mA
0.55
-33
38
V
VOH@ MIN = 1.0 V, VOH@ MAX = 3.135 V -33
mA
mA
ns
ns
%
VOL@ MIN = 1.95 V, VOL@ MAX= 0.4
VOL = 0.4 V, VOH = 2.4 V
VOH = 2.4 V, VOL = 0.4 V
VT = 1.5 V
30
0.5
0.5
45
1
tr1
2.0
2.0
55
1
Fall Time
tf1
1
Duty Cycle
dt1
1
Skew
tsk1
VT = 1.5 V
250
500
ps
ps
tjcyc-cyc VT = 1.5 V
Jitter
1Guarenteed by design, not 100% tested in production.
Electrical Characteristics - PCI
TA = 0 - 70C; VDD = 3.3 V+/-5%; CL = 10-30 pF (unless otherwise stated)
PARAMETER
Output Impedance
Output Impedance
Output High Voltage
Output Low Voltage
Output High Current
Output LowCurrent
Rise Time
SYMBOL
CONDITIONS
MIN
12
TYP MAX UNITS
1
RDSP1
VO = VDD*(0.5)
VO = VDD*(0.5)
IOH = -1 mA
55
55
Ω
Ω
1
RDSN1
12
VOH1
VOL1
IOH1
IOL1
2.4
V
IOL = 1 mA
0.55
-23
27
V
VOH@ MIN = 1.0 V, VOH@ MAX = 3.135 V -29
mA
mA
ns
ns
%
VOL@ MIN = 1.95 V, VOL@ MAX= 0.4
VOL = 0.4 V, VOH = 2.4 V
VOH = 2.4 V, VOL = 0.4 V
VT = 1.5 V
29
0.5
0.5
45
1
tr1
2
1
Fall Time
tf1
2
1
Duty Cycle
dt1
55
1
Skew
tsk1
VT = 1.5 V
500
500
ps
ps
tjcyc-cyc VT = 1.5 V
Jitter
1Guarenteed by design, not 100% tested in production.
9
ICS9248-66
Advance Information
Electrical Characteristics - 48M, REF
TA = 0 - 70C; VDD = VDDL = 3.3 V +/-5%; CL =10 -20 pF(unless otherwise stated)
PARAMETER
Output Impedance
Output Impedance
Output High Voltage
Output Low Voltage
Output High Current
Output LowCurrent
Duty Cycle
SYMBOL
CONDITIONS
MIN TYP MAX UNITS
1
VO = VDD*(0.5)
VO = VDD*(0.5)
IOH = 1 mA
20
20
2.4
60
60
Ω
Ω
RDSP5
1
RDSN5
VOH5
VOL5
IOH5
IOL5
V
IOL = -1 mA
0.4
-23
V
VOH @MIN=1 V, VOH@MAX= 3.135 V
VOL@MIN=1.95 V, VOL@MIN=0.4 V
VT = 1.5 V
-29
29
45
mA
mA
%
27
1
55
dt5
1
VT = 1.5 V; Fixed Clocks
VT = 1.5 V; Ref Clocks
VT = 1.5 V,Fixed Clocks
500
1000
N/A
ps
ps
ps
tjcyc-cyc
Jitter
1
tjcyc-cyc
Skew
Tsk
1Guarenteed by design, not 100% tested in production.
Electrical Characteristics - IOAPIC
TA = 0 - 70C, VDDL = 2.5 V +/-5%; CL =10 - 20 pF (unless otherwise stated)
PARAMETER
Output Impedance
Output High Voltage
Output Low Voltage
Output High Current
Output LowCurrent
Rise Time
SYMBOL
CONDITIONS
MIN TYP MAX UNITS
1
VO = VDD*(0.5)
IOH = -1 mA
IOL = 1 mA
13.5
2
45
Ω
V
RDSP2B
VOH2B
VOL2B
IOH2B
IOL2B
0.4
-27
30
V
VOH @MIN= 1.0V , VOH@ MAX= 2.375V
VOL @MIN= 1.2V, VOL@ MAX=0.3V
VOL = 0.4 V, VOH =2.0 V
VOH = 0.4 V, VOL =2.0 V
VT =1.25 V
-27
27
mA
mA
ns
1
0.4
0.4
45
1.6
1.6
55
tr2B
1
Fall Time
ns
tf2B
1
Duty Cycle
ns
dt2B
1
Skew
VT =1.25 V
NA
500
ps
tsk2B
1
Jitter
VT =1.25 V
ps
tjcyc-cyc
1Guarenteed by design, not 100% tested in production.
10
ICS9248-66
Advance Information
SYMBOL
COMMON DIMENSIONS
VARIATIONS
D
N
MIN.
.095
.008
.088
.008
.005
NOM.
.101
.012
.090
.010
-
MAX.
.110
.016
.092
.0135
.010
MIN.
.720
NOM. MAX.
A
A1
A2
B
AD
.725
.730
56
C
D
E
See Variations
.296
.292
.299
e
H
h
0.025 BSC
.406
.013
.400
.010
.024
.410
.016
.040
56 Pin SSOP Package
L
.032
N
See Variations
5°
0°
8°
X
.085
.093
.100
Ordering Information
ICS9248yF-66
Example:
ICS XXXX y F - PPP
Pattern Number (2 or 3 digit number for parts with ROM code patterns)
Package Type
F=SSOP
Revision Designator (will not correlate with datasheet revision)
Device Type (consists of 3 or 4 digit numbers)
Prefix
ICS, AV = Standard Device
ADVANCE INFORMATION documents contain information on products
in the formative or design phase development. Characteristic data and
other specifications are design goals. ICS reserves the right to change or
discontinue these products without notice.
11
相关型号：
©2020 ICPDF网 联系我们和版权申明