ICSSSTUF32866EHLFT [IDT]
D Flip-Flop, SSTU Series, 1-Func, Positive Edge Triggered, 25-Bit, True Output, CMOS, PBGA96, GREEN, MO-205CC, LFBGA-96;
| 型号： | ICSSSTUF32866EHLFT |
| 厂家： | 
INTEGRATED DEVICE TECHNOLOGY |
| 描述： | D Flip-Flop, SSTU Series, 1-Func, Positive Edge Triggered, 25-Bit, True Output, CMOS, PBGA96, GREEN, MO-205CC, LFBGA-96 逻辑集成电路 触发器 |
| 文件： | 总15页 (文件大小：202K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
ICSSSTU32866
Advance Information
Integrated
Circuit
Systems,Inc.
25-BitConfigurableRegisteredBuffer
Pin Configuration
Recommended Application:
•
DDR2 Memory Modules
1
2
3
4
5
6
•
Provides complete DDR DIMM logic solution with
ICS97U877
A
B
C
D
E
F
Product Features:
•
•
•
•
•
25-bit 1:1 or 14-bit 1:2 configurable registered buffer
with parity check functionality
Supports SSTL_18 JEDEC specification on data
inputs and outputs
Supports LVCMOS switching levels on CSR# and
RESET# inputs
Low voltage operation
VDD = 1.7V to 1.9V
G
H
J
K
L
Available in 96 BGA package
M
N
P
R
T
FunctionalityTruthTable
Inputs
Outputs
QCS#
Dn,
DODT,
DCKE
QODT,
QCKE
RST#
DCS#
CSR#
CK
CK#
Qn
H
H
H
H
H
H
H
H
H
H
H
H
L
H
X
L
L
L
L
L
L
L
L
L
L
96 Ball BGA
(Top View)
H
H
Q
0
Q
0
Q
0
L or H
L or H
L or H
L or H
L or H
L or H
L
L
L
L
L
L
H
H
H
L
L
H
X
H
H
Q
0
Q
0
Q
0
L
L
L
H
H
H
L
L
L
H
H
H
X
H
H
Q
0
Q
0
Q
0
Q
0
H
H
L
L
H
H
H
H
Q
0
H
X
H
Q
0
Q
0
Q
0
H
H
L or H
X or
L or H
X or
X or
X or
X or
L
L
L
L
Floating Floating Floating Floating Floating
0850—08/27/03
ADVANCE INFORMATION documents contain information on products in the formative or design phase development. Characteristic data and other specifications are design goals.
ICS reserves the right to change or discontinue these products without notice. Third party brands and names are the property of their respective owners.
ICSSSTU32866
Advance Information
Ball Assignments
25 bit 1:1 Register
DCKE
D2
PPO
D15
D16
VREF
GND
VDD
VDD
GND
VDD
GND
VDD
GND
VDD
GND
VDD
GND
VDD
GND
VDD
GND
VDD
VDD
QCKE
Q2
NC
A
B
C
D
E
F
Q15
Q16
NC
D3
Q3
DODT
D5
QERR# GND
QODT
Q5
D17
D18
VDD
GND
VDD
GND
VDD
GND
VDD
GND
VDD
GND
VDD
VREF
Q17
Q18
C0
D6
Q6
PAR_IN RST#
C1
G
H
J
CK
DCS#
CSR#
D19
QCS#
ZOH
Q8
NC
CK#
D8
ZOL
Q19
Q20
Q21
Q22
Q23
Q24
Q25
K
L
D9
D20
Q9
D10
D11
D12
D13
D14
D21
Q10
Q11
Q12
Q13
Q14
M
N
P
R
T
D22
D23
D24
D25
1
2
3
4
5
6
C0 = 0, C1 = 0
14 bit 1:2 Registers
D1
D2
D3
D4
D5
D6
PPO
NC
VREF
GND
VDD
VDD
GND
VDD
GND
VDD
GND
VDD
GND
VDD
GND
VDD
GND
VDD
GND
VDD
VDD
Q1A
Q2A
Q3A
Q4A
Q5A
Q6A
C1
Q1B
Q2B
Q3B
Q4B
Q5B
Q6B
C0
DCKE
D2
PPO
NC
VREF
GND
VDD
VDD
GND
VDD
GND
VDD
GND
VDD
GND
VDD
GND
VDD
GND
VDD
GND
VDD
VDD
QCKEA QCKEB
A
B
C
D
E
F
A
B
C
D
E
F
Q2A
Q3A
Q2B
Q3B
NC
D3
NC
QERR# GND
DODT
D5
QERR# GND
QODTA QODTB
NC
NC
VDD
GND
VDD
GND
VDD
GND
VDD
GND
VDD
GND
VDD
VREF
NC
NC
VDD
GND
VDD
GND
VDD
GND
VDD
GND
VDD
GND
VDD
VREF
Q5A
Q6A
C1
Q5B
Q6B
C0
D6
PAR_IN RST#
PAR_IN RST#
G
H
J
G
H
J
CK
DCS#
CSR#
NC
QCSA# QCSB#
CK
DCS#
CSR#
NC
QCSA# QCSB#
CK#
D8
ZOH
Q8A
Q9A
Q10A
ZOL
Q8B
Q9B
Q10B
CK#
D8
ZOH
Q8A
ZOL
Q8B
K
L
K
L
D9
NC
D9
NC
Q9A
Q9B
D10
DODT
D12
D13
DCKE
NC
D10
D11
D12
D13
D14
NC
Q10A
Q11A
Q12A
Q13A
Q14A
Q10B
Q11B
Q12B
Q13B
Q14B
M
N
P
R
T
M
N
P
R
T
NC
QODTA QODTB
NC
NC
Q12A
Q13A
Q12B
Q13B
NC
NC
NC
NC
QCKEA QCKEB
NC
1
2
3
4
5
6
1
2
3
4
5
6
Register A (C0 = 0, C1 = 1)
Register B (C0 = 1, C1 = 1)
0850—08/27/03
2
ICSSSTU32866
Advance Information
General Description
This 25-bit 1:1 or 14-bit 1:2 configurable registered buffer is designed for 1.7-V to 1.9-V VDD operation.
All clock and data inputs are compatible with the JEDEC standard for SSTL_18. The control inputs are LVCMOS. All
outputs are 1.8-V CMOS drivers that have been optimized to drive the DDR-II DIMM load. ICSSSTU32866 operates
from a differential clock (CK and CK#). Data are registered at the crossing of CK going high, and CK# going low.
The C0 input controls the pinout configuration of the 1:2 pinout from A configuration (when low) to B configuration (when
high). The C1 input controls the pinout configuration from 25-bit 1:1 (when low) to 14-bit 1:2 (when high).
A - Pair Configuration (CO1 = 0, CI1 = 1 and CO2 = 0, CI2 = 1)
Parity that arrives one cycle after the data input to which it applies is checked on the PAR_IN of the first register. The
second register produces to PPO and QERR# signals. The QERR# of the first register is left floating. The valid error
information is latched on the QERR# output of the second register. If an error occurs QERR# is latched low for two
cycles or until Reset# is low.
B - Single Configuration (CO = 0, C1 = 0)
The device supports low-power standby operation. When the reset input (RST#) is low, the differential input receivers
are disabled, and undriven (floating) data, clock and reference voltage (VREF) inputs are allowed. In addition, when
RST# is low all registers are reset, and all outputs are forced low. The LVCMOS RST# and Cn inputs must always be
held at a valid logic high or low level.To ensure defined outputs from the register before a stable clock has been supplied,
RST# must be held in the low state during power up.
In the DDR-II RDIMM application, RST# is specified to be completely asynchronous with respect to CK and CK#.
Therefore, no timing relationship can be guaranteed between the two. When entering reset, the register will be cleared
and the outputs will be driven low quickly, relative to the time to disable the differential input receivers. However, when
coming out of reset, the register will become active quickly, relative to the time to enable the differential input receivers.
As long as the data inputs are low, and the clock is stable during the time from the low-to-high transition of RST# until
the input receivers are fully enabled, the design of the ICSSSTU32866 must ensure that the outputs will remain low,
thus ensuring no glitches on the output.
The device monitors both DCS# and CSR# inputs and will gate the Qn outputs from changing states when both DCS#
and CSR# inputs are high. If either DCS# or CSR# input is low, the Qn outputs will function normally. The RST input
has priority over the DCS# and CSR# control and will force the outputs low. If the DCS#-control functionality is not
desired, then the CSR# input can be hardwired to ground, in which case, the setup-time requirement for DCS# would
be the same as for the other D data inputs. Package options include 96-ball LFBGA (MO-205CC).
Parity and Standby Functionality Truth Table
Inputs
Outputs
Sum of Inputs = H
Reset#
DCS#
CSR#
CK
CK#
PAR_IN
PPO
QERR#
(D1 - D25)
Even
Odd
Even
Odd
Even
Odd
X
↑
↑
↑
↑
↑
↑
↑
↓
↓
↓
↓
↓
↓
↓
H
H
H
H
H
H
H
H
L
L
L
X
X
X
X
L
L
L
H
H
L
H
X
X
L
H
H
L
L
H
H
L
L
H
H
L
L
H
H
H
X
L
H
X
PPO0 QERR0#
PPO0 QERR0#
L or H
L or H
X
X or
X or
X or
X or
X or
Floating
L
X or Floating
L
H
Floating Floating Floating Floating
1. CO = 0 and CI = 0, Data inputs are D2, D3, D5, D6, D8 - D25.
CO = 0 and CI = 1, Data inputs are D2, D3, D5, D6, D8 - D14
CO = 1 and CI = I, Data inputs are D1 - D6, D8 - D10, D12, D13
2. PAR_IN arrives one clock cycle after the data to which it applies when CO = 0.
3. PAR_IN arrives two clock cycles after the data to which it applies when CO = 1.
4. Assume QERR# is high at the CK↑ and CK#↓ crossing. If QERR# is low it stays latched low for two
clock cycles on until Reset# is low.
0850—08/27/03
3
ICSSSTU32866
Advance Information
Ball Assignment
Electrical
Characteristics
Terminal Name
Description
GND
VDD
Ground
Ground input
1.8V nominal
0.9V nominal
Input
Power supply voltage
VREF
ZOH
Input reference voltage
Reserved for future use
Reserved for future use
Positive master clock input
Negative master clock input
Configuration control inputs
ZOL
Input
CK
Differential input
Differential input
LVCMOS inputs
CK
C0, C1
Asynchronous reset input - resets registers and disables VREF data and
clock differential-input receivers
RST#
CSR#, DCS#
D1 - D25
DODT
LVCMOS input
SSTL_18 input
SSTL_18 input
SSTL_18 input
SSTL_18 input
Chip select inputs - disables D1 - D24 outputs switching when both inputs
are high
Data input - clock in on the crossing of the rising edge of CK and the
falling edge of CK#
The outputs of this register bit will not be suspended by the DCS# and
CSR# control
The outputs of this register bit will now be suspended by the DCS# and
CSR# control
DCKE
Q1 - Q25
QCS#
Data ouputs that are suspended by the DCS# and CSR# control
Data output that will not be suspended by the DCS# and CSR# control
Data output that will not be suspended by the DCS# and CSR# control
Data output that will not be suspended by the DCS# and CSR# control
Partial parity out indicates off parity of inputs D1 - D25.
1.8V CMOS
1.8V CMOS
1.8V CMOS
1.8V CMOS
1.8V CMOS
SSTL_18 input
QODT
QCKE
PPO
PAR_IN
Parity input arrives one clock cycle after the corresponding data input
Output error bit-generated one clock cycle after the corresponding data
output
Open drain
output
QERR#
0850—08/27/03
4
ICSSSTU32866
Advance Information
Block Diagram for 1:1 mode (positive logic)
RST#
CK
CK#
VREF
DCKE
D
C1
C1
QCKEA
QODTA
R
D
DODT
DCS#
CSR#
R
1D
C1
QCSA#
R
D1
0
1
1D
Q1A
C1
Q1B*
R
To 21 Other Channels
*Note: Disabled in 1:1 configuration
0850—08/27/03
5
ICSSSTU32866
Advance Information
Block Diagram for 1:2 mode (positive logic)
RST#
CK
CK#
VREF
DCKE
1D
C1
QCKEA
QCKEB*
R
DODT
DCS#
CSR#
1D
QODTA
C1
QODTB*
R
1D
QCSA#
C1
QCSB#*
R
D1
0
1
1D
Q1A
C1
Q1B*
R
To 10 Other Channels
*Note: Disabled in 1:1 configuration
0850—08/27/03
6
ICSSSTU32866
Advance Information
Parity Functionality Block Diagram
RST#
DATA
OUTPUT*
CK
CK#
VREF
Parity
Logic
DATA
INPUT*
PPO
PAR_IN
QERR#
* Register Configurations
DATA INPUT:
DATA OUTPUT:
CO
CI
D2, D3, D5, D6, D2, D3, D5, D6,
D8 - D25 D8 - D25
0
0
D2, D3, D5, D6, D2, D3, D5, D6,
0
1
1
1
D8 - D14
D8 - D14
D1 - D6, D8 -
D1 - D6, D8 -
D10, D12, D13
D10, D12, D13
0850—08/27/03
7
ICSSSTU32866
Advance Information
Absolute Maximum Ratings
Notes:
Storage Temperature . . . . . . . . . . . . . . . . . . . . –65°C to +150°C
Supply Voltage. . . . . . . . . . . . . . . . . . . . . . . . . -0.5 to 2.5V
Input Voltage1 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.5 to VDD + 2.5V
Output Voltage1,2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.5 to VDDQ + 0.5
Input Clamp Current . . . . . . . . . . . . . . . . . . . . ±50 mA
Output Clamp Current . . . . . . . . . . . . . . . . . . . ±50mA
Continuous Output Current. . . . . . . . . . . . . . . ±50mA
VDDQ or GND Current/Pin . . . . . . . . . . . . . . . ±100mA
1. The input and output negative voltage
ratings may be excluded if the input
andoutputclampratingsareobserved.
2. This current will flow only when the
output is in the high state level
V0 >VDDQ
.
3. The package thermal impedance is
calculated in accordance with
JESD 51.
Package Thermal Impedance3 . . . . . . . . . . . . . . . 36°C
Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These
ratings are stress specifications only and functional operation of the device at these or any other conditions above those
listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions
for extended periods may affect product reliability.
Recommended Operating Conditions
DESCRIPTION
PARAMETER
VDDQ
VREF
VTT
MIN
1.7
TYP
1.8
MAX
1.9
UNITS
I/O Supply Voltage
Reference Voltage
Termination Voltage
0.49 x VDD 0.5 x VDD
0.51 x VDD
VREF + 0.04
VDDQ
VREF - 0.04
0
VREF
VI
Input Voltage
VIH (DC)
VIH (AC)
VIL (DC)
VIL (DC)
VIH
DC Input High Voltage
AC Input High Voltage
DC Input Low Voltage
AC Input Low Voltage
Input High Voltage Level
Input Low Voltage Level
Common mode Input Range
Differential Input Voltage
High-Level Output Current
Low-Level Output Current
VREF + 0.125
VREF + 0.250
Data Inputs
V
VREF - 0.125
VREF + 0.250
0.65 x VDDQ
RESET#,
C0, C1
VIL
0.35 x VDDQ
1.125
VICR
0.675
0.600
CLK, CLK#
VID
IOH
-8
8
mA
°C
IOL
Operating Free-Air Temperature
TA
0
70
1Guaranteed by design, not 100% tested in production.
Note: Reset# and Cn inputs must be helf at valid logic levels (not floating) to ensure proper device operation.
The differential inputs must not be floating unless Reset# is low.
0850—08/27/03
8
ICSSSTU32866
Advance Information
Electrical Characteristics - DC
TA = 0 - 70°C; VDD = 2.5 +/-0.2V, VDDQ=2.5 +/-0.2V; (unless otherwise stated)
CONDITIONS
SYMBOL
VIK
PARAMETERS
VDDQ
MIN
TYP MAX
-1.2
UNITS
V
II = -18mA
VDDQ
0.2
-
I
OH = -100µA
1.7V - 1.9V
VOH
I
OH = -16mA
1.7V
1.7V - 1.9V
1.7V
1.95
IOL = 100µA
0.2
0.35
±5
VOL
II
IOL = 16mA
All Inputs
VI = VDD or GND
RESET# = GND
VI = VIH(AC) or VIL(AC)
RESET# = VDD
1.9V
µA
µA
Standby (Static)
0.01
IDD
,
1.9V
1.8V
Operating (Static)
TBD
TBD
mA
RESET# = VDD
,
Dynamic operating
(clock only)
µ/clock
MHz
VI = VIH(AC) or VIL(AC)
,
CLK and CLK# switching
50% duty cycle.
IO = 0
RESET# = VDD
,
IDDD
VI = VIH(AC) or VIL (AC)
,
CLK and CLK# switching
50% duty cycle. One data
input switching at half
clock frequency, 50%
duty cycle
Dynamic Operating
(per each data input)
µA/ clock
MHz/data
TBD
rOH
rOL
Output High
Output Low
IOH = -20mA
Ω
Ω
IOL = 20mA
[rOH - rOL] each
separate bit
Data Inputs
CLK and CLK#
RESET#
rO(D)
IO = 20mA, TA = 25° C
4
Ω
VI = VREF ±350mV
VICR = 1.25V, VI(PP) = 360mV
VI = VDDQ or GND
2.5
2
3.5
3
pF
Ci
2.5
Notes:
1 - Guaranteed by design, not 100% tested in production.
Output Buffer Characteristics
Output edge rates over recommended operating free-air temperature range (See figure 7)
V
MIN
1
DD = 1.8V ± 0.1V
PARAMETER
UNIT
MAX
4
4
dV/dt_r
dV/dt_f
dV/dt_∆1
V/ns
V/ns
1
1
V/ns
1. Difference between dV/dt_r (rising edge rate) and dV/dt_f (falling edge rate)
0850—08/27/03
9
ICSSSTU32866
Advance Information
Timing Requirements
(over recommended operating free-air temperature range, unless otherwise noted)
V
DD = 1.8V ±0.1V
SYMBOL
PARAMETERS
Clock frequency
UNITS
MIN
MAX
fclock
300
MHz
0.75
0.9
Data before CLK↑, CLK#↓
DCS# before CK↑, CK#↓,
CSR# high
CSR# before CK↑, CK#↓,
DCS# high
DCS# before CK↑, CK#↓,
CSR# low
0.7
0.7
0.5
tS
Setup time
ns
DODT, DCKE and Q before
CK↑, CK#↓
PAR_IN before CK↑, CK#↓
DCS#, DODT, DCKE and Q
after CK↑, CK#↓
0.5
0.5
Hold time
Hold time
0.50
ns
ns
tH
PAR_IN after CK↑, CK#↓
0.50
1 - Guaranteed by design, not 100% tested in production.
2 - For data signal input slew rate of 1V/ns.
Notes:
3 - For data signal input slew rate of 0.5V/ns and < 1V/ns.
4 - CLK/CLK# signal input slew rate of 1V/ns.
Switching Characteristics
(over recommended operating free-air temperature range, unless otherwise noted)
Measurement
Conditions
Symbol
Parameter
MIN
MAX Units
fmax
Max input clock frequency
270
MHz
Propagation delay, single
bit switching
tPDM
tPD
CK↑ to CK#↓ QN
1.41
0.5
215
1.8
3
ns
ns
ns
Propagation delay
Low to High propagation
delay
CK↑ to CK#↓ to PPO
CK↑ to CK#↓ to QERR#
tLH
1.2
High to low propagation
delay
Propagation delay
simultaneous switching
High to low propagation
delay
High to low propagation
delay
Low to High propagation
delay
tHL
tPDMSS
tPHL
CK↑ to CK#↓ to QERR#
CK↑ to CK#↓ QN
1
2.4
2.35
3
ns
ns
ns
ns
ns
Reset# ↓ to QN↓
tPHL
Reset# ↓ to PPO↓
Reset# ↓ to QERR#↑
3
tPLH
3
2. Guaranteed by design, not 100% tested in production.
0850—08/27/03
10
ICSSSTU32866
Advance Information
V
DD
DUT
t
= 350ps
TL=50Ω
d
RL = 1000Ω
TL=350ps, 50Ω
CK#
CK
Out
Test Point
CK Inputs
CL = 30 pF
(see Note 1)
RL = 1000Ω
Test Point
RL = 100Ω
LOAD CIRCUIT
Test Point
VCMOS
RST#
Input
VDD
0 V
tact
90%
VID
V
DD/2
VDD/2
CK
CK
VICR
VICR
tinact
tPLH
tPHL
IDD
(see
Note 2)
10%
VOH
VOL
Output
VTT
VTT
VOLTAGE AND CURRENT WAVEFORMS
INPUTS ACTIVE AND INACTIVE TIMES
VOLTAGE WAVEFORMS – PROPAGATION DELAY TIMES
VID
tw
Inpu t
VICR
VICR
VOLTAGE WAVEFORMS – PULSE DURATION
VID
LVCMOS
RST#
Input
VIH
VIL
VDD/2
CK
VICR
tRPHL
CK
VOH
VOL
th
tsu
Output
VTT
VIH
VIL
Inpu t
VREF
VREF
VOLTAGE WAVEFORMS – PROPAGATION DELAY TIMES
VOLTAGE WAVEFORMS – SETUP AND HOLD TIMES
Figure 6 — Parameter Measurement Information (V
= 1.8 V ± 0.1 V)
DD
Notes: 1. CL incluces probe and jig capacitance.
2. IDD tested with clock and data inputs held at VDD or GND, and Io = 0mA.
3. All input pulses are supplied by generators having the following chareacteristics: PRR ≤10 MHz,
Zo=50Ω, input slew rate = 1 V/ns ±20% (unless otherwise specified).
4. The outputs are measured one at a time with one transition per measurement.
5. VREF = VDD/2
6. VIH = VREF + 250 mV (ac voltage levels) for differential inputs. VIH = VDD for LVCMOS input.
7. VIL = VREF - 250 mV (ac voltage levels) for differential inputs. VIL = GND for LVCMOS input.
8. VID = 600 mV
9. tPLH and tPHL are the same as tPDM
.
0850—08/27/03
11
ICSSSTU32866
Advance Information
VDD
DUT
RL = 50Ω
Test Point
Out
CL = 10 pF
(see Note 1)
LOAD CIRCUIT – HIGH-TO-LOW SLEW-RATE MEASUREMENT
Output
VOH
80%
20%
dt_f
VOL
dv_f
VOLTAGE WAVEFORMS – HIGH-TO-LOW SLEW-RATE MEASUREMENT
DUT
Out
Test Point
CL = 10 pF
(see Note 1)
RL = 50Ω
LOAD CIRCUIT – LOW-TO-HIGH SLEW-RATE MEASUREMENT
dt_r
dv_r
VOH
80%
20%
Output
VOL
VOLTAGE WAVEFORMS – LOW-TO-HIGH SLEW-RATE MEASUREMENT
Figure 7 — Output Slew-RateMeasurement Information (VDD = 1.8 V ± 0.1 V)
Notes: 1. CL includes probe and jig capacitance.
2. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10MHz, ZO
50Ω, input slew rate = 1 V/ns ±20% (unless otherwise specified).
=
0850—08/27/03
12
ICSSSTU32866
Advance Information
C
Seating
Plane
Numeric Designations
for Horizontal Grid
A1
T
3 2 1
4
A
B
b
C
D
REF
Alpha Designations
for Vertical Grid
(Letters I, O, Q & S
not used)
D
d TYP
- e - TYP
TOP VIEW
E
c
REF
h
TYP
- e - TYP
0.12
C
ALL DIMENSIONS IN MILLIMETERS
----- BALL GRID -----
Max.
TOTAL
REF. DIMENSIONS
D
E
T
e
HORIZ
VERT
d
h
b
c
Min/Max
Min/Max
Min/Max
16.00 Bsc
13.50 Bsc
7.00 Bsc
5.50 Bsc
5.50 Bsc
4.50 Bsc
1.30/1.50
1.30/1.50
0.86/1.00
0.80 Bsc
0.80 Bsc
0.65 Bsc
6
6
6
19
16
10
114
96
60
0.40/0.50
0.40/0.50
0.35/0.45
0.31/0.41
0.25/0.41
0.15/0.21
0.80
0.75
0.575
0.75
0.75
0.625
Note: Ball grid total indicates maximum ball count for package. Lesser quantity may be used.
* Source Ref.: JEDEC Publication 95,
MO-205
10-0055C
Ordering Information
ICSSSTU32866yHT
Example:
ICS XXXX y H - T
Designation for tape and reel packaging
Package Type
H = BGA
Revision Designator (will not correlate with datasheet revision)
Device Type
Prefix
ICS = Standard Device
0850—08/27/03
13
Global Sites
Search Entire Site
Contact IDT | Investors | Press
Email | Print
Document Search | Package Search | Parametric Search | Cross Reference Search | Green & RoHS | Calculators | Thermal Data | Reliability & Quality | Military
Home > Products > > SSTUF32866E
You may also like...
Add to myIDT [?]
SSTUF32866E ()
Description
Market Group
DIMM
Additional Info
Related Orderable Parts
Attributes
SSTUF32866EH
SSTUF32866EHLF
SSTUF32866EHLFT
SSTUF32866EHT
CABGA 96 (BF96)
CABGA 96 (BFG96)
CABGA 96 (BFG96)
CABGA 96 (BF96)
Package
Speed
NA
C
NA
C
NA
C
NA
C
Temperature
Voltage
1.8 V
Active
No
1.8 V
Active
No
1.8 V
Active
No
1.8 V
Active
No
Status
Sample
270
270
270
270
2500
2500
2500
2500
Minimum Order Quantity
Factory Order Increment
Related Documents
Type
Title
PCN#: TB-0512-01 Reel Color Changed from Blue to Black
Size
730 KB
Revision Date
Product Change Notice
12/16/2005
07/27/2006
08/30/2006
10/19/2006
PCN# : A-0607-02 IDT Penang as Alternate Assembly Facility for ICS CVBGA and FPBGA
PCN# A-0607-05 Green Mold Compound KMC3580 for BGA
100 KB
195 KB
253 KB
PCN# : A-0610-02 ASAT China as Alternate Facility for CABGA/CVBGA/FPBGA/TQFP/PQFP
Home | Site Map | About IDT | Press Room | Investor Relations | Trademark | Privacy Policy | Careers | Register | Contact Us
Use of this website signifies your agreement to the acceptable use and privacy policy. Copyright 1997-2007 Integrated Device Technology, Inc. All Rights Reserved.
Node: www.idt.com
相关型号：
ICSSSTV16857CG
D Flip-Flop, SSTV Series, 1-Func, Positive Edge Triggered, 14-Bit, True Output, PDSO48, 0.240 INCH, 0.50 MM PITCH, TSSOP-48
IDT
ICSSSTV16857CG-T
D Flip-Flop, SSTV Series, 1-Func, Positive Edge Triggered, 14-Bit, True Output, PDSO48, 0.240 INCH, TSSOP-48
IDT
ICSSSTV16857CGLF
D Flip-Flop, SSTV Series, 1-Func, Positive Edge Triggered, 14-Bit, True Output, PDSO48, 0.240 INCH, 0.50 MM PITCH, TSSOP-48
IDT
ICSSSTV16857CGLF-T
D Flip-Flop, SSTV Series, 1-Func, Positive Edge Triggered, 14-Bit, True Output, PDSO48, 0.240 INCH, TSSOP-48
IDT
ICSSSTV16857CL-T
D Flip-Flop, SSTV Series, 1-Func, Positive Edge Triggered, 14-Bit, True Output, PDSO48, 0.173 INCH, TVSOP-48
IDT
ICSSSTV16857CYG-T
Low Skew Clock Driver, 14 True Output(s), 0 Inverted Output(s), PDSO48, 6.10 MM, 0.50 MM PITCH, MO-153, TSSOP-48
IDT
ICSSSTV16857CYGLF-T
Low Skew Clock Driver, 14 True Output(s), 0 Inverted Output(s), PDSO48, 6.10 MM, 0.50 MM PITCH, MO-153, TSSOP-48
IDT
ICSSSTV16857CYL-T
Low Skew Clock Driver, 14 True Output(s), 0 Inverted Output(s), PDSO48, 4.40 MM, 0.40 MM PITCH, MO-153, TVSOP-48
IDT
ICSSSTV16857CYLLF-T
Low Skew Clock Driver, 14 True Output(s), 0 Inverted Output(s), PDSO48, 4.40 MM, 0.40 MM PITCH, MO-153, TVSOP-48
IDT
©2020 ICPDF网 联系我们和版权申明