IRFP21N60LPBF [INFINEON]
SMPS MOSFET; 开关电源MOSFET![IRFP21N60LPBF](http://pdffile.icpdf.com/pdf1/p00111/img/icpdf/IRFP21N60LPBF_602161_icpdf.jpg)
型号: | IRFP21N60LPBF |
厂家: | ![]() |
描述: | SMPS MOSFET |
文件: | 总9页 (文件大小:235K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
![](http://public.icpdf.com/style/img/ads.jpg)
PD - 95478
SMPS MOSFET
IRFP21N60LPbF
HEXFET® Power MOSFET
Trr typ.
Applications
• Zero Voltage Switching SMPS
• Telecom and Server Power Supplies
• Uninterruptible Power Supplies
• Motor Control applications
• Lead-Free
VDSS RDS(on) typ.
270m
ID
600V
Ω
160ns 21A
Features and Benefits
• SuperFast body diode eliminates the need for external
diodes in ZVS applications.
• Lower Gate charge results in simpler drive requirements.
• Enhanced dv/dt capabilities offer improved ruggedness.
TO-247AC
• Higher Gate voltage threshold offers improved noise immunity.
Absolute Maximum Ratings
Parameter
Max.
21
Units
A
Continuous Drain Current, VGS @ 10V
I
I
I
@ T = 25°C
C
D
D
Continuous Drain Current, VGS @ 10V
Pulsed Drain Current
@ T = 100°C
C
13
84
DM
P
@T = 25°C
Power Dissipation
C
330
W
D
Linear Derating Factor
Gate-to-Source Voltage
2.6
±30
W/°C
V
V
GS
Peak Diode Recovery dv/dt
Operating Junction and
dv/dt
11
V/ns
T
J
-55 to + 150
T
Storage Temperature Range
°C
STG
Soldering Temperature, for 10 seconds
Mounting torque, 6-32 or M3 screw
300 (1.6mm from case )
1.1(10)
N•m (lbf•in)
Diode Characteristics
Symbol
Parameter
Min. Typ. Max. Units
Conditions
I
I
D
Continuous Source Current
––– –––
––– –––
––– –––
21
MOSFET symbol
S
(Body Diode)
Pulsed Source Current
A
showing the
integral reverse
G
84
SM
S
(Body Diode)
p-n junction diode.
V
t
T = 25°C, I = 21A, V = 0V
J S GS
Diode Forward Voltage
Reverse Recovery Time
1.5
V
SD
T = 25°C, I = 21A
––– 160 240
––– 400 610
ns
rr
J
F
TJ = 125°C, di/dt = 100A/µs
Q
rr
T = 25°C, I = 21A, V = 0V
Reverse Recovery Charge
––– 480 730 nC
––– 1540 2310
J
S
GS
TJ = 125°C, di/dt = 100A/µs
IRRM
T = 25°C
J
Reverse Recovery Current
Forward Turn-On Time
––– 5.3
7.9
A
t
Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)
on
www.irf.com
1
7/16/04
IRFP21N60LPbF
Static @ TJ = 25°C (unless otherwise specified)
Symbol
V(BR)DSS
Parameter
Drain-to-Source Breakdown Voltage
Min. Typ. Max. Units
Conditions
VGS = 0V, ID = 250µA
600
–––
0.42
270
–––
–––
–––
–––
–––
0.63
–––
V
∆
∆
V(BR)DSS/ TJ
Breakdown Voltage Temp. Coefficient –––
––– V/°C Reference to 25°C, ID = 1mA
RDS(on)
VGS(th)
IDSS
Static Drain-to-Source On-Resistance
Gate Threshold Voltage
–––
3.0
320
5.0
VGS = 10V, ID = 13A
VDS = VGS, ID = 250µA
mΩ
V
Drain-to-Source Leakage Current
–––
–––
–––
–––
–––
50
µA VDS = 600V, VGS = 0V
mA VDS = 480V, VGS = 0V, TJ = 125°C
nA VGS = 30V
2.0
IGSS
RG
Gate-to-Source Forward Leakage
Gate-to-Source Reverse Leakage
Internal Gate Resistance
100
-100
–––
VGS = -30V
Ω
f = 1MHz, open drain
Dynamic @ TJ = 25°C (unless otherwise specified)
Symbol
gfs
Parameter
Forward Transconductance
Total Gate Charge
Min. Typ. Max. Units
Conditions
VDS = 50V, ID = 13A
11
–––
–––
–––
–––
20
–––
150
46
S
Qg
–––
–––
–––
–––
–––
–––
–––
ID = 21A
Qgs
Gate-to-Source Charge
Gate-to-Drain ("Miller") Charge
Turn-On Delay Time
Rise Time
nC VDS = 480V
VGS = 10V, See Fig. 7 & 15
VDD = 300V
ns ID = 21A
Qgd
64
td(on)
–––
–––
–––
–––
tr
58
td(off)
Turn-Off Delay Time
Fall Time
33
RG = 1.3Ω
tf
10
VGS = 10V, See Fig. 11a & 11b
VGS = 0V
Ciss
Input Capacitance
––– 4000 –––
Coss
Output Capacitance
–––
–––
–––
–––
340
29
–––
–––
–––
–––
VDS = 25V
Crss
Reverse Transfer Capacitance
Effective Output Capacitance
Effective Output Capacitance
pF ƒ = 1.0MHz, See Fig. 5
VGS = 0V,VDS = 0V to 480V
Coss eff.
Coss eff. (ER)
170
130
(Energy Related)
Avalanche Characteristics
Parameter
Typ.
–––
–––
–––
Max.
420
21
Units
mJ
A
Symbol
EAS
Single Pulse Avalanche Energy
Avalanche Current
IAR
Repetitive Avalanche Energy
EAR
33
mJ
Thermal Resistance
Symbol
Parameter
Junction-to-Case
Typ.
–––
Max.
0.38
–––
40
Units
Rθ
Rθ
Rθ
JC
CS
JA
Case-to-Sink, Flat, Greased Surface
Junction-to-Ambient
0.24
–––
°C/W
Notes:
Pulse width ≤ 300µs; duty cycle ≤ 2%.
ꢀ Coss eff. is a fixed capacitance that gives the same charging time
as Coss while VDS is rising from 0 to 80% VDSS
Coss eff.(ER) is a fixed capacitance that stores the same energy
as Coss while VDS is rising from 0 to 80% VDSS
Repetitive rating; pulse width limited by
max. junction temperature. (See Fig. 11)
Starting TJ = 25°C, L = 1.9mH, RG = 25Ω,
IAS = 21A, dv/dt = 11V/ns. (See Figure 12a)
ISD ≤ 21A, di/dt ≤ 530A/µs, VDD ≤ V(BR)DSS
TJ ≤ 150°C.
.
.
,
2
www.irf.com
IRFP21N60LPbF
1000
100
10
100
10
VGS
15V
12V
VGS
TOP
TOP
15V
12V
10V
8.0V
7.0V
6.5V
6.0V
5.5V
10V
8.0V
7.0V
6.5V
6.0V
5.5V
BOTTOM
BOTTOM
5.5V
1
1
0.1
0.1
0.01
5.5V
20µs PULSE WIDTH
0.01
0.001
20µs PULSE WIDTH
Tj = 150°C
Tj = 25°C
0.1
1
10
100
1000
0.1
1
10
100
V
, Drain-to-Source Voltage (V)
V
, Drain-to-Source Voltage (V)
DS
DS
Fig 1. Typical Output Characteristics
Fig 2. Typical Output Characteristics
1000
3.0
I
= 21A
D
V
= 10V
GS
2.5
2.0
1.5
1.0
0.5
0.0
100
10
T
= 150°C
J
1
T
6
= 25°C
J
0.1
0.01
V
= 50V
DS
20µs PULSE WIDTH
4
8
10
12
14
16
-60 -40 -20
0
20 40 60 80 100 120 140 160
V
, Gate-to-Source Voltage (V)
T
J
, Junction Temperature (°C)
GS
Fig 3. Typical Transfer Characteristics
Fig 4. Normalized On-Resistance
vs. Temperature
www.irf.com
3
IRFP21N60LPbF
25
20
15
10
5
100000
V
= 0V,
f = 1 MHZ
GS
C
= C + C , C SHORTED
iss
gs gd ds
C
= C
gd
rss
C
= C + C
10000
1000
100
oss
ds
C
gd
iss
C
oss
C
rss
0
10
0
100 200 300 400 500 600 700
Drain-to-Source Voltage (V)
1
10
100
1000
V
, Drain-to-Source Voltage (V)
DS
V
DS,
Fig 5. Typical Capacitance vs.
Fig 6. Typ. Output Capacitance
Drain-to-Source Voltage
Stored Energy vs. VDS
100.00
10.00
1.00
12.0
10.0
8.0
I = 21A
D
V
V
V
= 480V
= 300V
= 120V
DS
DS
DS
T
= 150°C
J
6.0
T
= 25°C
J
4.0
2.0
V
= 0V
GS
0.10
0.0
0.2
0.4
V
0.6
0.8
1.0
1.2
1.4
1.6
0
20
40
60
80
100
120
, Source-to-Drain Voltage (V)
Q
Total Gate Charge (nC)
SD
G
Fig 8. Typical Source-Drain Diode
Fig 7. Typical Gate Charge vs.
Forward Voltage
Gate-to-Source Voltage
4
www.irf.com
IRFP21N60LPbF
1000
100
10
25
20
15
10
5
OPERATION IN THIS AREA
LIMITED BY R (on)
DS
100µsec
1msec
1
Tc = 25°C
Tj = 150°C
10msec
1000
Single Pulse
0.1
0
1
10
100
10000
25
50
T
75
100
125
150
V
, Drain-to-Source Voltage (V)
, Case Temperature (°C)
DS
C
Fig 9. Maximum Safe Operating Area
Fig 10. Maximum Drain Current vs.
Case Temperature
RD
V
VDS
DS
90%
VGS
D.U.T.
RG
+VDD
-
10%
10V
V
GS
Pulse Width ≤ 1 µs
Duty Factor ≤ 0.1 %
t
t
r
t
t
f
d(on)
d(off)
Fig 11b. Switching Time Waveforms
Fig 11a. Switching Time Test Circuit
www.irf.com
5
IRFP21N60LPbF
1
D = 0.50
0.1
0.20
0.10
0.05
0.01
0.02
0.01
P
DM
t
1
0.001
t
2
SINGLE PULSE
Notes:
( THERMAL RESPONSE )
1. Duty factor D =
t
/ t
1
2
2. Peak T
= P
x
Z
+ T
J
DM
thJC
C
0.0001
1E-006
1E-005
0.0001
0.001
0.01
0.1
1
t
, Rectangular Pulse Duration (sec)
1
Fig 12. Maximum Effective Transient Thermal Impedance, Junction-to-Case
5.0
4.0
I
= 250µA
D
3.0
2.0
1.0
-75 -50 -25
0
25
50
75 100 125 150
T
, Temperature ( °C )
J
Fig 13. Threshold Voltage vs. Temperature
6
www.irf.com
IRFP21N60LPbF
800
700
600
500
400
300
200
100
0
I
D
TOP
9.4A
13A
BOTTOM 21A
25
50
75
100
125
150
Starting T , Junction Temperature (°C)
J
Fig 14a. Maximum Avalanche Energy
vs. Drain Current
15V
V
(BR)DSS
t
p
DRIVER
+
L
V
DS
D.U.T
AS
R
G
V
DD
-
I
A
20V
0.01Ω
t
p
I
AS
Fig 14b. Unclamped Inductive Test Circuit
Fig 14c. Unclamped Inductive Waveforms
Current Regulator
Same Type as D.U.T.
Q
Q
G
50KΩ
.2µF
VGS
V
12V
.3µF
Q
+
GS
GD
V
DS
D.U.T.
-
V
GS
V
G
3mA
I
I
D
G
Charge
Current Sampling Resistors
Fig 15b. Basic Gate Charge Waveform
Fig 15a. Gate Charge Test Circuit
www.irf.com
7
IRFP21N60LPbF
Peak Diode Recovery dv/dt Test Circuit
+
Circuit Layout Considerations
• Low Stray Inductance
• Ground Plane
• Low Leakage Inductance
Current Transformer
D.U.T
-
+
-
-
+
RG
• dv/dt controlled by RG
+
-
• Driver same type as D.U.T.
• ISD controlled by Duty Factor "D"
• D.U.T. - Device Under Test
VDD
Driver Gate Drive
P.W.
P.W.
Period
Period
D =
V
=10V
*
GS
D.U.T. I Waveform
SD
Reverse
Recovery
Current
Body Diode Forward
Current
di/dt
D.U.T. V Waveform
DS
Diode Recovery
dv/dt
V
DD
Re-Applied
Voltage
Body Diode
Forward Drop
Inductor Curent
I
SD
Ripple ≤ 5%
* VGS = 5V for Logic Level Devices
Fig 16. For N-Channel HEXFET® Power MOSFETs
8
www.irf.com
IRFP21N60LPbF
TO-247AC Package Outline
Dimensions are shown in millimeters (inches)
TO-247AC Part Marking Information
EXAMPLE: THIS IS AN IRFPE30
WITH ASSEMBLY
PART NUMBER
INTERNATIONAL
RECTIFIER
LOGO
LOT CODE 5657
IRFPE30
035H
57
ASSEMBLED ON WW 35, 2000
IN THE ASSEMBLY LINE "H"
56
DATE CODE
YEAR 0 = 2000
WE EK 35
Note: "P" in assembly line
position indicates "Lead-Free"
ASSEMBLY
LOT CODE
LINE H
TO-247AC package is not recommended for Surface Mount Application.
Data and specifications subject to change without notice.
This product has been designed and qualified for the Industrial market.
Qualification Standards can be found on IR’s Web site.
IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105
TAC Fax: (310) 252-7903
Visit us at www.irf.com for sales contact information.07/04
www.irf.com
9
相关型号:
![](http://pdffile.icpdf.com/pdf2/p00258/img/page/IRFP233_1560853_files/IRFP233_1560853_1.jpg)
IRFP230
Power Field-Effect Transistor, 9A I(D), 200V, 0.4ohm, 1-Element, N-Channel, Silicon, Metal-oxide Semiconductor FET, TO-3P, 3 PIN
SAMSUNG
©2020 ICPDF网 联系我们和版权申明