PUMD15/T2 [NXP]
TRANSISTOR 100 mA, 50 V, 2 CHANNEL, NPN AND PNP, Si, SMALL SIGNAL TRANSISTOR, PLASTIC, SC-88, 6 PIN, BIP General Purpose Small Signal;型号: | PUMD15/T2 |
厂家: | NXP |
描述: | TRANSISTOR 100 mA, 50 V, 2 CHANNEL, NPN AND PNP, Si, SMALL SIGNAL TRANSISTOR, PLASTIC, SC-88, 6 PIN, BIP General Purpose Small Signal 开关 光电二极管 晶体管 |
文件: | 总16页 (文件大小:908K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
PEMD15; PUMD15
NPN/PNP resistor-equipped transistors;
R1 = 4.7 k, R2 = 4.7 k
Rev. 4 — 19 December 2011
Product data sheet
1. Product profile
1.1 General description
NPN/PNP double Resistor-Equipped Transistors (RET) in Surface-Mounted
Device (SMD) plastic packages.
Table 1.
Product overview
Type number Package
NXP
PNP/PNP
complement
NPN/NPN
complement
Package
configuration
JEITA
PEMD15
SOT666
-
PEMB15
PUMB15
PEMH15
PUMH15
ultra small and flat
lead
PUMD15
SOT363
SC-88
very small
1.2 Features and benefits
100 mA output current capability
Built-in bias resistors
Reduces component count
Reduces pick and place costs
AEC-Q101 qualified
Simplifies circuit design
1.3 Applications
Low current peripheral driver
Control of IC inputs
Replaces general-purpose transistors in digital applications
1.4 Quick reference data
Table 2.
Symbol
Quick reference data
Parameter
Conditions
Min
Typ
Max
Unit
Per transistor; for the PNP transistor (TR2) with negative polarity
VCEO
IO
collector-emitter voltage open base
output current
-
-
50
V
-
-
100
6.1
1.2
mA
k
R1
bias resistor 1 (input)
bias resistor ratio
3.3
0.8
4.7
1
R2/R1
PEMD15; PUMD15
NXP Semiconductors
NPN/PNP resistor-equipped transistors; R1 = 4.7 k, R2 = 4.7 k
2. Pinning information
Table 3.
Pinning
Pin
1
Description
Simplified outline
Graphic symbol
GND (emitter) TR1
input (base) TR1
output (collector) TR2
GND (emitter) TR2
input (base) TR2
output (collector) TR1
6
5
4
6
5
4
2
3
R1
R2
4
TR2
5
TR1
1
2
3
6
R2
R1
001aab555
1
2
3
006aaa143
3. Ordering information
Table 4.
Ordering information
Type number Package
Name
Description
Version
SOT666
SOT363
PEMD15
PUMD15
-
plastic surface-mounted package; 6 leads
plastic surface-mounted package; 6 leads
SC-88
4. Marking
Table 5.
Marking codes
Type number
PEMD15
Marking code[1]
5E
PUMD15
D0*
[1] * = placeholder for manufacturing site code
PEMD15_PUMD15
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 4 — 19 December 2011
2 of 16
PEMD15; PUMD15
NXP Semiconductors
NPN/PNP resistor-equipped transistors; R1 = 4.7 k, R2 = 4.7 k
5. Limiting values
Table 6.
Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134).
Symbol Parameter Conditions Min
Per transistor; for the PNP transistor (TR2) with negative polarity
Max
Unit
VCBO
VCEO
VEBO
VI
collector-base voltage
collector-emitter voltage
emitter-base voltage
input voltage TR1
positive
open emitter
open base
-
-
-
50
50
10
V
V
V
open collector
-
-
+30
V
V
negative
10
input voltage TR2
positive
-
-
-
-
+10
30
100
100
V
negative
V
IO
output current
mA
mA
ICM
peak collector current
single pulse;
tp 1 ms
Ptot
total power dissipation
PEMD15 (SOT666)
PUMD15 (SOT363)
Tamb 25 C
[1][2]
[1]
-
-
200
200
mW
mW
Per device
Ptot
total power dissipation
PEMD15 (SOT666)
PUMD15 (SOT363)
junction temperature
ambient temperature
storage temperature
Tamb 25 C
[1][2]
[1]
-
300
mW
mW
C
-
300
Tj
-
150
Tamb
Tstg
65
65
+150
+150
C
C
[1] Device mounted on an FR4 Printed-Circuit Board (PCB), single-sided copper, tin-plated and standard
footprint.
[2] Reflow soldering is the only recommended soldering method.
PEMD15_PUMD15
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 4 — 19 December 2011
3 of 16
PEMD15; PUMD15
NXP Semiconductors
NPN/PNP resistor-equipped transistors; R1 = 4.7 k, R2 = 4.7 k
006aac749
400
P
tot
(mW)
300
200
100
0
-75
-25
25
75
125
175
(°C)
T
amb
FR4 PCB, standard footprint
Fig 1. Per device: Power derating curve for SOT363 (SC-88) and SOT666
6. Thermal characteristics
Table 7.
Symbol
Per transistor
Thermal characteristics
Parameter
Conditions
Min
Typ
Max Unit
Rth(j-a)
thermal resistance from
in free air
junction to ambient
PEMD15 (SOT666)
PUMD15 (SOT363)
[1][2]
[1]
-
-
-
-
625
625
K/W
K/W
Per device
Rth(j-a)
thermal resistance from
junction to ambient
in free air
[1][2]
[1]
PEMD15 (SOT666)
PUMD15 (SOT363)
-
-
-
-
417
417
K/W
K/W
[1] Device mounted on an FR4 PCB, single-sided copper, tin-plated and standard footprint.
[2] Reflow soldering is the only recommended soldering method.
PEMD15_PUMD15
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 4 — 19 December 2011
4 of 16
PEMD15; PUMD15
NXP Semiconductors
NPN/PNP resistor-equipped transistors; R1 = 4.7 k, R2 = 4.7 k
006aac751
3
10
duty cycle = 1
Z
th(j-a)
0.75
0.33
(K/W)
0.5
0.2
2
10
0.1
0.02
0
0.05
0.01
10
1
10
-5
-4
-3
-2
-1
2
3
10
10
10
10
1
10
10
10
t
(s)
p
FR4 PCB, standard footprint
Fig 2. Per transistor: Transient thermal impedance from junction to ambient as a function of pulse duration for
PEMD15 (SOT666); typical values
006aac750
3
10
duty cycle = 1
Z
th(j-a)
0.75
0.33
(K/W)
0.5
0.2
2
10
0.1
0.05
0.01
0.02
0
10
1
10
-5
-4
-3
-2
-1
2
3
10
10
10
10
1
10
10
10
t
(s)
p
FR4 PCB, standard footprint
Fig 3. Per transistor: Transient thermal impedance from junction to ambient as a function of pulse duration for
PUMD15 (SOT363); typical values
PEMD15_PUMD15
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 4 — 19 December 2011
5 of 16
PEMD15; PUMD15
NXP Semiconductors
NPN/PNP resistor-equipped transistors; R1 = 4.7 k, R2 = 4.7 k
7. Characteristics
Table 8.
Characteristics
T
amb = 25 C unless otherwise specified.
Symbol Parameter Conditions
Per transistor; for the PNP transistor (TR2) with negative polarity
Min
Typ
Max
Unit
ICBO
collector-base cut-off
current
VCB = 50 V; IE = 0 A
-
-
100
nA
ICEO
collector-emitter cut-off VCE = 30 V; IB = 0 A
-
-
-
-
1
5
A
A
current
VCE = 30 V; IB = 0 A;
Tj = 150 C
IEBO
emitter-base cut-off
current
VEB = 5 V; IC = 0 A
-
-
900
A
hFE
DC current gain
VCE = 5 V; IC = 10 mA
IC = 10 mA; IB = 0.5 mA
30
-
-
-
-
VCEsat
collector-emitter
150
mV
saturation voltage
VI(off)
VI(on)
R1
off-state input voltage
on-state input voltage
bias resistor 1 (input)
bias resistor ratio
VCE = 5 V; IC = 100 A
-
1.1
1.9
4.7
1
0.5
-
V
VCE = 0.3 V; IC = 20 mA
2.5
3.3
0.8
V
6.1
1.2
k
R2/R1
Cc
collector capacitance
VCB = 10 V; IE = ie = 0 A;
f = 1 MHz
TR1 (NPN)
TR2 (PNP)
-
-
-
-
2.5
3
pF
pF
[1]
fT
transition frequency
VCE = 5 V; IC = 10 mA;
f = 100 MHz
TR1 (NPN)
TR2 (PNP)
-
-
230
180
-
-
MHz
MHz
[1] Characteristics of built-in transistor
PEMD15_PUMD15
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 4 — 19 December 2011
6 of 16
PEMD15; PUMD15
NXP Semiconductors
NPN/PNP resistor-equipped transistors; R1 = 4.7 k, R2 = 4.7 k
006aac831
006aac832
3
10
1
h
FE
(1)
V
(2)
CEsat
(V)
(3)
2
10
(1)
(2)
(3)
-1
10
10
-2
1
10
10
-1
2
2
1
10
10
1
10
10
I
C
(mA)
I (mA)
C
VCE = 5 V
amb = 100 C
IC/IB = 20
(1)
T
(1)
(2) Tamb = 25 C
(3) Tamb = 40 C
Tamb = 100 C
(2) Tamb = 25 C
(3) Tamb = 40 C
Fig 4. TR1 (NPN): DC current gain as a function of
collector current; typical values
Fig 5. TR1 (NPN): Collector-emitter saturation
voltage as a function of collector current;
typical values
006aac833
006aac834
10
10
V
V
I(off)
I(on)
(V)
(V)
(1)
(1)
(2)
(2)
(3)
1
1
(3)
-1
-1
10
10
-1
2
-1
10
1
10
10
10
1
10
I
C
(mA)
I (mA)
C
VCE = 0.3 V
VCE = 5 V
(1) Tamb = 40 C
(2) Tamb = 25 C
(1) Tamb = 40 C
(2) Tamb = 25 C
(3)
Tamb = 100 C
(3) Tamb = 100 C
Fig 6. TR1 (NPN): On-state input voltage as a
function of collector current; typical values
Fig 7. TR1 (NPN): Off-state input voltage as a
function of collector current; typical values
PEMD15_PUMD15
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 4 — 19 December 2011
7 of 16
PEMD15; PUMD15
NXP Semiconductors
NPN/PNP resistor-equipped transistors; R1 = 4.7 k, R2 = 4.7 k
006aac835
006aac757
3
3
10
C
c
(pF)
f
T
(MHz)
2
1
0
2
10
10
10
-1
2
0
10
20
30
40
V
50
(V)
1
10
10
I (mA)
C
CB
f = 1 MHz; Tamb = 25 C
VCE = 5 V; Tamb = 25 C
Fig 8. TR1 (NPN): Collector capacitance as a function
of collector-base voltage; typical values
Fig 9. TR1 (NPN): Transition frequency as a function
of collector current; typical values of built-in
transistor
006aac836
006aac837
3
10
-1
(1)
h
FE
(2)
V
CEsat
(V)
(3)
2
10
-1
-10
(1)
(2)
10
(3)
-2
1
-10
-10
-1
2
2
-1
-10
-10
-1
-10
-10
I
C
(mA)
I (mA)
C
VCE = 5 V
IC/IB = 20
(1) Tamb = 100 C
(2) Tamb = 25 C
(1) Tamb = 100 C
(2) Tamb = 25 C
(3)
Tamb = 40 C
(3) Tamb = 40 C
Fig 10. TR2 (PNP): DC current gain as a function of
collector current; typical values
Fig 11. TR2 (PNP): Collector-emitter saturation
voltage as a function of collector current;
typical values
PEMD15_PUMD15
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 4 — 19 December 2011
8 of 16
PEMD15; PUMD15
NXP Semiconductors
NPN/PNP resistor-equipped transistors; R1 = 4.7 k, R2 = 4.7 k
006aac838
006aac839
-10
-10
V
V
I(off)
I(on)
(V)
(V)
(1)
(1)
(2)
(2)
(3)
-1
-1
(3)
-1
-1
-10
-10
-1
2
-1
-10
-1
-10
-10
-10
-1
-10
I
C
(mA)
I (mA)
C
VCE = 0.3 V
amb = 40 C
VCE = 5 V
(1) Tamb = 40 C
(1)
T
(2) Tamb = 25 C
(3) Tamb = 100 C
(2) Tamb = 25 C
(3) Tamb = 100 C
Fig 12. TR2 (PNP): On-state input voltage as a
Fig 13. TR2 (PNP): Off-state input voltage as a
function of collector current; typical values
function of collector current; typical values
006aac840
006aac763
3
8
6
4
2
0
10
C
c
(pF)
f
T
(MHz)
2
10
10
-10
-1
2
0
-10
-20
-30
-40
-50
(V)
-1
-10
-10
V
I (mA)
C
CB
f = 1 MHz; Tamb = 25 C
VCE = 5 V; Tamb = 25 C
Fig 14. TR2 (PNP): Collector capacitance as a function
of collector-base voltage; typical values
Fig 15. TR2 (PNP): Transition frequency as a function
of collector current; typical values of built-in
transistor
PEMD15_PUMD15
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 4 — 19 December 2011
9 of 16
PEMD15; PUMD15
NXP Semiconductors
NPN/PNP resistor-equipped transistors; R1 = 4.7 k, R2 = 4.7 k
8. Test information
8.1 Quality information
This product has been qualified in accordance with the Automotive Electronics Council
(AEC) standard Q101 - Stress test qualification for discrete semiconductors, and is
suitable for use in automotive applications.
9. Package outline
2.2
1.8
1.1
0.8
1.7
1.5
0.6
0.5
0.45
0.15
6
5
4
6
5
4
0.3
0.1
2.2 1.35
2.0 1.15
1.7 1.3
1.5 1.1
pin 1
index
pin 1 index
1
2
3
1
2
3
0.25
0.10
0.3
0.2
0.18
0.08
0.27
0.17
0.65
0.5
1.3
1
Dimensions in mm
04-11-08
Dimensions in mm
06-03-16
Fig 16. Package outline PEMD15 (SOT666)
Fig 17. Package outline PUMD15 (SOT363)
10. Packing information
Table 9.
Packing methods
The indicated -xxx are the last three digits of the 12NC ordering code.[1]
Type
number
Package Description
Packing quantity
3000 4000 8000 10000
PEMD15 SOT666 2 mm pitch, 8 mm tape and reel
4 mm pitch, 8 mm tape and reel
-
-
-315
-
-
-115
-
-
-
-
[2]
[3]
PUMD15 SOT363 4 mm pitch, 8 mm tape and reel; T1
4 mm pitch, 8 mm tape and reel; T2
-115
-125
-
-
-135
-165
[1] For further information and the availability of packing methods, see Section 14.
[2] T1: normal taping
[3] T2: reverse taping
PEMD15_PUMD15
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 4 — 19 December 2011
10 of 16
PEMD15; PUMD15
NXP Semiconductors
NPN/PNP resistor-equipped transistors; R1 = 4.7 k, R2 = 4.7 k
11. Soldering
2.75
2.45
2.1
1.6
solder lands
0.4
(6×)
0.3
(2×)
0.25
(2×)
placement area
0.538
0.55
1.075
1.7
2
(2×)
solder paste
occupied area
0.325 0.375
(4×) (4×)
Dimensions in mm
1.7
0.45
0.6
(4×)
(2×)
0.5
0.65
(4×)
(2×)
sot666_fr
Reflow soldering is the only recommended soldering method.
Fig 18. Reflow soldering footprint PEMD15 (SOT666)
PEMD15_PUMD15
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 4 — 19 December 2011
11 of 16
PEMD15; PUMD15
NXP Semiconductors
NPN/PNP resistor-equipped transistors; R1 = 4.7 k, R2 = 4.7 k
2.65
solder lands
0.4 (2×)
1.5
2.35
0.6
(4×)
0.5
(4×)
solder resist
solder paste
0.5
(4×)
0.6
(2×)
occupied area
Dimensions in mm
0.6
(4×)
1.8
sot363_fr
Fig 19. Reflow soldering footprint PUMD15 (SOT363)
1.5
solder lands
solder resist
occupied area
2.5
0.3
4.5
1.5
Dimensions in mm
preferred transport
direction during soldering
1.3
1.3
2.45
5.3
sot363_fw
Fig 20. Wave soldering footprint PUMD15 (SOT363)
PEMD15_PUMD15
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 4 — 19 December 2011
12 of 16
PEMD15; PUMD15
NXP Semiconductors
NPN/PNP resistor-equipped transistors; R1 = 4.7 k, R2 = 4.7 k
12. Revision history
Table 10. Revision history
Document ID
Release date
20111219
Data sheet status
Change notice
Supersedes
PEMD15_PUMD15 v.4
Modifications:
Product data sheet
-
PEMD15_PUMD15 v.3
• Section 1 “Product profile”: updated
• Section 4 “Marking”: updated
• Figure 1 to 3, 8, 9, 14 and 15: added
• Section 6 “Thermal characteristics”: updated
• Figure 4 to 7, 10 to 13: updated
• Table 8 “Characteristics”: ICEO updated, fT added
• Section 8 “Test information”: added
• Section 11 “Soldering”: added
• Section 13 “Legal information”: updated
PEMD15_PUMD15 v.3
PEMD15_PUMD15 v.2
PUMD15 v.1
20090902
20050425
20040204
Product data sheet
Product data sheet
Product specification
-
-
-
PEMD15_PUMD15 v.2
PUMD15 v.1
-
PEMD15_PUMD15
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 4 — 19 December 2011
13 of 16
PEMD15; PUMD15
NXP Semiconductors
NPN/PNP resistor-equipped transistors; R1 = 4.7 k, R2 = 4.7 k
13. Legal information
13.1 Data sheet status
Document status[1][2]
Product status[3]
Development
Definition
Objective [short] data sheet
This document contains data from the objective specification for product development.
This document contains data from the preliminary specification.
This document contains the product specification.
Preliminary [short] data sheet Qualification
Product [short] data sheet Production
[1]
[2]
[3]
Please consult the most recently issued document before initiating or completing a design.
The term ‘short data sheet’ is explained in section “Definitions”.
The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status
information is available on the Internet at URL http://www.nxp.com.
Suitability for use — NXP Semiconductors products are not designed,
13.2 Definitions
authorized or warranted to be suitable for use in life support, life-critical or
safety-critical systems or equipment, nor in applications where failure or
malfunction of an NXP Semiconductors product can reasonably be expected
to result in personal injury, death or severe property or environmental
damage. NXP Semiconductors and its suppliers accept no liability for
inclusion and/or use of NXP Semiconductors products in such equipment or
applications and therefore such inclusion and/or use is at the customer’s own
risk.
Draft — The document is a draft version only. The content is still under
internal review and subject to formal approval, which may result in
modifications or additions. NXP Semiconductors does not give any
representations or warranties as to the accuracy or completeness of
information included herein and shall have no liability for the consequences of
use of such information.
Short data sheet — A short data sheet is an extract from a full data sheet
with the same product type number(s) and title. A short data sheet is intended
for quick reference only and should not be relied upon to contain detailed and
full information. For detailed and full information see the relevant full data
sheet, which is available on request via the local NXP Semiconductors sales
office. In case of any inconsistency or conflict with the short data sheet, the
full data sheet shall prevail.
Applications — Applications that are described herein for any of these
products are for illustrative purposes only. NXP Semiconductors makes no
representation or warranty that such applications will be suitable for the
specified use without further testing or modification.
Customers are responsible for the design and operation of their applications
and products using NXP Semiconductors products, and NXP Semiconductors
accepts no liability for any assistance with applications or customer product
design. It is customer’s sole responsibility to determine whether the NXP
Semiconductors product is suitable and fit for the customer’s applications and
products planned, as well as for the planned application and use of
customer’s third party customer(s). Customers should provide appropriate
design and operating safeguards to minimize the risks associated with their
applications and products.
Product specification — The information and data provided in a Product
data sheet shall define the specification of the product as agreed between
NXP Semiconductors and its customer, unless NXP Semiconductors and
customer have explicitly agreed otherwise in writing. In no event however,
shall an agreement be valid in which the NXP Semiconductors product is
deemed to offer functions and qualities beyond those described in the
Product data sheet.
NXP Semiconductors does not accept any liability related to any default,
damage, costs or problem which is based on any weakness or default in the
customer’s applications or products, or the application or use by customer’s
third party customer(s). Customer is responsible for doing all necessary
testing for the customer’s applications and products using NXP
Semiconductors products in order to avoid a default of the applications and
the products or of the application or use by customer’s third party
customer(s). NXP does not accept any liability in this respect.
13.3 Disclaimers
Limited warranty and liability — Information in this document is believed to
be accurate and reliable. However, NXP Semiconductors does not give any
representations or warranties, expressed or implied, as to the accuracy or
completeness of such information and shall have no liability for the
consequences of use of such information. NXP Semiconductors takes no
responsibility for the content in this document if provided by an information
source outside of NXP Semiconductors.
Limiting values — Stress above one or more limiting values (as defined in
the Absolute Maximum Ratings System of IEC 60134) will cause permanent
damage to the device. Limiting values are stress ratings only and (proper)
operation of the device at these or any other conditions above those given in
the Recommended operating conditions section (if present) or the
Characteristics sections of this document is not warranted. Constant or
repeated exposure to limiting values will permanently and irreversibly affect
the quality and reliability of the device.
In no event shall NXP Semiconductors be liable for any indirect, incidental,
punitive, special or consequential damages (including - without limitation - lost
profits, lost savings, business interruption, costs related to the removal or
replacement of any products or rework charges) whether or not such
damages are based on tort (including negligence), warranty, breach of
contract or any other legal theory.
Terms and conditions of commercial sale — NXP Semiconductors
products are sold subject to the general terms and conditions of commercial
sale, as published at http://www.nxp.com/profile/terms, unless otherwise
agreed in a valid written individual agreement. In case an individual
agreement is concluded only the terms and conditions of the respective
agreement shall apply. NXP Semiconductors hereby expressly objects to
applying the customer’s general terms and conditions with regard to the
purchase of NXP Semiconductors products by customer.
Notwithstanding any damages that customer might incur for any reason
whatsoever, NXP Semiconductors’ aggregate and cumulative liability towards
customer for the products described herein shall be limited in accordance
with the Terms and conditions of commercial sale of NXP Semiconductors.
Right to make changes — NXP Semiconductors reserves the right to make
changes to information published in this document, including without
limitation specifications and product descriptions, at any time and without
notice. This document supersedes and replaces all information supplied prior
to the publication hereof.
No offer to sell or license — Nothing in this document may be interpreted or
construed as an offer to sell products that is open for acceptance or the grant,
conveyance or implication of any license under any copyrights, patents or
other industrial or intellectual property rights.
PEMD15_PUMD15
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 4 — 19 December 2011
14 of 16
PEMD15; PUMD15
NXP Semiconductors
NPN/PNP resistor-equipped transistors; R1 = 4.7 k, R2 = 4.7 k
Export control — This document as well as the item(s) described herein
may be subject to export control regulations. Export might require a prior
authorization from competent authorities.
13.4 Trademarks
Notice: All referenced brands, product names, service names and trademarks
are the property of their respective owners.
Quick reference data — The Quick reference data is an extract of the
product data given in the Limiting values and Characteristics sections of this
document, and as such is not complete, exhaustive or legally binding.
14. Contact information
For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.com
PEMD15_PUMD15
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 4 — 19 December 2011
15 of 16
PEMD15; PUMD15
NXP Semiconductors
NPN/PNP resistor-equipped transistors; R1 = 4.7 k, R2 = 4.7 k
15. Contents
1
Product profile . . . . . . . . . . . . . . . . . . . . . . . . . . 1
General description . . . . . . . . . . . . . . . . . . . . . 1
Features and benefits. . . . . . . . . . . . . . . . . . . . 1
Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
Quick reference data . . . . . . . . . . . . . . . . . . . . 1
1.1
1.2
1.3
1.4
2
Pinning information. . . . . . . . . . . . . . . . . . . . . . 2
Ordering information. . . . . . . . . . . . . . . . . . . . . 2
Marking. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2
Limiting values. . . . . . . . . . . . . . . . . . . . . . . . . . 3
Thermal characteristics . . . . . . . . . . . . . . . . . . 4
Characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . 6
Test information. . . . . . . . . . . . . . . . . . . . . . . . 10
Quality information . . . . . . . . . . . . . . . . . . . . . 10
Package outline . . . . . . . . . . . . . . . . . . . . . . . . 10
Packing information . . . . . . . . . . . . . . . . . . . . 10
Soldering . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
Revision history. . . . . . . . . . . . . . . . . . . . . . . . 13
3
4
5
6
7
8
8.1
9
10
11
12
13
Legal information. . . . . . . . . . . . . . . . . . . . . . . 14
Data sheet status . . . . . . . . . . . . . . . . . . . . . . 14
Definitions. . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
Disclaimers. . . . . . . . . . . . . . . . . . . . . . . . . . . 14
Trademarks. . . . . . . . . . . . . . . . . . . . . . . . . . . 15
13.1
13.2
13.3
13.4
14
15
Contact information. . . . . . . . . . . . . . . . . . . . . 15
Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
Please be aware that important notices concerning this document and the product(s)
described herein, have been included in section ‘Legal information’.
© NXP B.V. 2011.
All rights reserved.
For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.com
Date of release: 19 December 2011
Document identifier: PEMD15_PUMD15
相关型号:
PUMD16
50 V, 100 mA NPN/PNP resistor-equipped double transistor; R1 = 22 kΩ, R2 = 47 kΩProduction
NEXPERIA
PUMD16,115
PEMD16; PUMD16 - NPN/PNP resistor-equipped transistors; R1 = 22 k Ohm, R2 = 47 k Ohm TSSOP 6-Pin
NXP
PUMD16-Q
50 V, 100 mA NPN/PNP resistor-equipped double transistor; R1 = 22 kΩ, R2 = 47 kΩProduction
NEXPERIA
PUMD17,115
PEMD17; PUMD17 - NPN/PNP resistor-equipped transistors; R1 = 47 kOhm, R2 = 22 kOhm TSSOP 6-Pin
NXP
PUMD17/T1
TRANSISTOR 100 mA, 50 V, 2 CHANNEL, NPN AND PNP, Si, SMALL SIGNAL TRANSISTOR, PLASTIC, SMD, SC-88, 6 PIN, BIP General Purpose Small Signal
NXP
PUMD17/T2
TRANSISTOR 100 mA, 50 V, 2 CHANNEL, NPN AND PNP, Si, SMALL SIGNAL TRANSISTOR, PLASTIC, SMD, SC-88, 6 PIN, BIP General Purpose Small Signal
NXP
PUMD18
50 V, 100 mA NPN/PNP resistor-equipped double transistor; R1 = 4.7 kΩ, R2 = 10 kΩProduction
NEXPERIA
©2020 ICPDF网 联系我们和版权申明