MN101D10G [PANASONIC]

MN101D10F;


型号：	MN101D10G
厂家：	PANASONIC
描述：	MN101D10F
文件：	总5页 (文件大小：117K)
中文：	中文翻译
下载：	下载PDF数据表文档文件

ROM (

×8-bit)

MN101D10F , MN101D10G

MN101D10F

MN101D10G

128 K

Type

96 K

2.5 K

3.5 K

RAM (×8-bit)

*Lead-free

QFP100-P-1818B

Package

With main clock operated

When sub-clock operated

0.1397 µs (at 4.0 V to 5.5 V, 14.32 MHz)

Minimum Instruction

Execution Time

71.5 µs (at 2.7 V to 5.5 V fixed to 14.32 MHz internal frequency division)

61 µs (at 2.5 V to 5.5 V, 32.768 kHz)

• RESET • Runaway • External 0 • External 1 • External 2 • External 3 • External 4

• Timer 0 • Timer 1 • Timer 2 • Timer 3 • Timer 6 • Capstan FG • Control • HSW

• Cylinder(Drum) FG • Servo V-sync • Synchronous output • OSD • XDS • Serial 0

• Serial 1 • Serial 2 • PWM 4 • OSDV-sync

Interrupts

Timer counter 0: 8-bit × 1 (timer function)

Timer Counter

Clock source ····················· 1/4, 1/16 of system clock frequency

Interrupt source ················· overflow of timer counter 0

Timer counter 1: 8-bit × 1 (timer function, linear timer counter function)

Clock source ····················· 1/4 of system clock frequency; CTL signal

Interrupt source ················· overflow of timer counter 1

Timer counter 2: 16-bit × 1 (timer function, input capture,duty judgment of CTL signal(VISS/VASS detection

function), generation of remote control output carrier frequency)

Clock source ····················· 1/4, 1/16, 1/24 of system clock frequency

Interrupt source ················· overflow of timer counter 2; input of CTL specified edge; underflow of timer 2

shift register 4-bit counter; coincidence of timer 2 shift register with timer 2 shift

Timer counter 3: 16-bit × 1 (timer function, generation of serial transmission clock)

Clock source ····················· 1/4, 1/16 of system clock frequency

Interrupt source ················· overflow of timer counter 3

Timer counter 5: 19-bit × 1 (watchdog, stable oscillation waiting function)

Clock source ····················· system clock

Watchdog interrupt source ··· 1/2¹⁶, 1/2¹⁹of timer counter 5 frequency

Clear by stable oscillation ··· after 256 counts by timer counter 5 (2¹⁸counts of OSC oscillation clock)

Timer counter 6: 16-bit × 1 (clock function [max. 2 s])

Clock source ····················· 1/512 of OSC oscillation clock frequency; XI oscillation clock;

1/8, 1/128 of system clock frequency

Interrupt source ················· 1/2¹³, 1/2¹⁴, 1/2¹⁵overflow of timer counter 6

Serial 0: 8-bit × 1 (synchronous type)

Serial Interface

(transfer direction of MSB/LSB selectable, start condition function)

Clock source ····················· 1/8, 1/16, 1/32, 1/64, 1/128, 1/256 of system clock frequency; NSBT0 pin input

Serial 1: 8-bit × 1 (synchronous type/remote control transmission)

(transfer direction of MSB/LSB selectable, start condition function)

Clock source ····················· 1/8, 1/16, 1/32, 1/64, 1/128, 1/256 of system clock frequency; 2-division timer 3

output; NSBT1 pin input

Remote control clock ······· 2-division timer 3 output

Serial 2: 8-bit × 1 (I²C) (master transmission/reception, slave transmission/reception)

Clock source ····················· 1/144 to 1/252 of system clock; SCK pin input

MAD00043BEM

MN101D10F, MN101D10G

Display mode

menu(intermal synchronized) display, superimpose(externally synchronized) display

NTSC, PAL, PAL-M, PAL-N

OSD

Applicable broadcasting system

Screen configuration

Character type

24 characters × 2n rows (n = 1 to 6)

max. 256 character types (variable, include special characters)

12 × 18 dots (vertical direction: 1 dot for 2H at not enlargement)

each × 2 settings in horizontal and vertical

none

8-hue settable in the row unit at menu display

8 gradations settable in the row unit

8-huesettable at menu display

Character size

Enlarged characters

Character interpolation

Line background color

Line background intensity

Screen background color :

Character color

Character intensity

Border function

Border brightness

Blinking

Inverted character

Halftone

Input

Clamp method

Output

white

8 gradations settable in the row unit

1-dot border in 8 directions

4 gradations settable in the row unit

none (covered by software)

settable in the character unit

none

composite video signal input (output level: 1 V[p-p] / 2 V[p-p])

sync tip clamp, clamp level in 4 levels

composite video output

built-in AFC circuit

1/2 of OSC oscillation clock (automatic phase adjustment)

Subcarrier leak function for superimpose display

Measure against image fluctuation

Dot clock

MESECAM compatibility

Built-in U.S. closed caption data slicer (optional 1 line data can be extracted.)

XDS

Correcting address designation: up to 3 addresses possible

ROM Correction

Correction method: correction program being saved in internal RAM

• Common use: 56

• Common use: 1

I/O Pins

I/O

Input

8-bit × 12-ch. (without S/H)

A/D Inputs

PWM

13-bit × 2-ch. (at repetition cycle 572 µs at 14.32 MHz),

8-bit × 1-ch. (at repetition cycle 35.7 µs, 0.572 ms, 1.14 ms, 2.29 ms at 14.32 MHz)

16-bit × 2-ch.(Speed system),

18-bit × 4-ch.(Phase system)

ICR

16-bit × 3 (Synchronous output × 2, Rec CTL × 1 )

OCR

3-state output (PTO) VLP pin; CTL input;Capstan FG input; Cylinder(Drum) PG/FG inputs; HSW output;

Head amp/ Rotary outputs; built-in FG amp; output of 1/4 OSC oscillation clock (1 V[p-p])

Special Ports

Notes

See the next page for electrical characteristics, pin assignment and support tool.

MAD00043BEM

Electrical Characteristics

Supply current

Limit

typ

Parameter

Symbol

Condition

Unit

min

max

100

IDD1

IDD2

14.32 MHz operation without load, VDD = 5 V

1/1024 of 14.32 MHz operation without load, VDD = 2.7 V

Stop of 14.32 MHz oscillation, VDD = 2.7 V

32 kHz oscillation operation without load

Operating supply current

µA

IDD3

100

Supply current at STOP

Supply current at HALT

IDSP

Stop of oscillation without load, VDD = 5 V, Ta = 55 °C

14.32 MHz oscillation without load, VDD = 5 V

Stop of 14.32 MHz oscillation, VDD = 2.7 V

32 kHz oscillation operation without load

µA

IDHT0

IDHT1

µA

(Ta = 25 °C ± 2 °C , VSS = 0 V)

A/D Converter Performance

Parameter

Limit

Unit

Symbol

Condition

min

typ

max

Conversion relative error

A/D Conversion Time

Analog Input Voltage

∆NLAD

± 3

LSB

µs

tAD

fosc = 14.32 MHz

(Ta = 25 °C ± 2 °C , VDD = 5.0 V, VSS = 0 V)

MAD00043BEM

MN101D10F, MN101D10G

Pin Assignment

CVIN2(PB4↔)

CVIN(PB5↔)

100

P90

AD11(↔PC3)

AD10(↔PC2)

AD9(↔PC1)

AD8(↔PC0)

AD7(↔P87)

AD6(↔P86)

AD5(↔P85)

AD4(↔P84)

AD3(↔P83)

AD2(↔P82)

AD1(↔P81)

AD0(↔P80)

P77

SS2

CVOUT(PB6↔)

PB7

P20

P21

P22

SXI

XO(P23↔)

XI(P24↔)

OSCI

OSCO

MN101D10G

MN101D10F

SBUFD0(P25/PWM4↔)

PWM0

PWM1

SBUFD1(P11↔)

SBUFD2(P12↔)

SBUFD3(P13↔)

SBUFD4(P14/TC6O↔)

SBUFD5(P15↔)

SBUFD6(OSDH/P16/XDSCK↔)

SBUFD7(OSDV/P17/OSCDIV/XDSDAT↔

P76

P75

P74

P73

P72

P71

P70

ROTA(↔P67)

HAMP(↔P66)

DENV(↔P65)

*Lead-free

QFP100-P-1818B

Support Tool

PX-ICE101C / D + PX-PRB101D10-QFP100-P-1818B-CN-M

In-circuit Emulator

Flash Memory Built-in Type

Type

MN101DF10GAF

ROM (× 8-bit)

128 K

4 K

RAM (× 8-bit)

Minimum instruction execution time

0.1397 µs (at 4.0 V to 5.5 V, 14.32 MHz)

71.5 µs (at 2.7 V to 5.5 V, fixed to 14.32 MHz internal division)

61 µs (at 2.5 V to 5.5 V, 32.768 kHz)

Package

QFP100-P-1818B ^*Lead-free

MAD00043BEM

Request for your special attention and precautions in using the technical information

and semiconductors described in this material

(1) An export permit needs to be obtained from the competent authorities of the Japanese Government if any of

the products or technical information described in this material and controlled under the "Foreign Exchange

and Foreign Trade Law" is to be exported or taken out of Japan.

(2) The technical information described in this material is limited to showing representative characteristics and

applied circuits examples of the products. It neither warrants non-infringement of intellectual property right

or any other rights owned by our company or a third party, nor grants any license.

(3) We are not liable for the infringement of rights owned by a third party arising out of the use of the technical

information as described in this material.

(4) The products described in this material are intended to be used for standard applications or general elec-

tronic equipment (such as office equipment, communications equipment, measuring instruments and house-

hold appliances).

Consult our sales staff in advance for information on the following applications:

• Special applications (such as for airplanes, aerospace, automobiles, traffic control equipment, combus-

tion equipment, life support systems and safety devices) in which exceptional quality and reliability are

required, or if the failure or malfunction of the products may directly jeopardize life or harm the human

body.

• Any applications other than the standard applications intended.

(5) The products and product specifications described in this material are subject to change without notice for

modification and/or improvement. At the final stage of your design, purchasing, or use of the products,

therefore, ask for the most up-to-date Product Standards in advance to make sure that the latest specifica-

tions satisfy your requirements.

(6) When designing your equipment, comply with the guaranteed values, in particular those of maximum rat-

ing, the range of operating power supply voltage, and heat radiation characteristics. Otherwise, we will not

be liable for any defect which may arise later in your equipment.

Even when the products are used within the guaranteed values, take into the consideration of incidence of

break down and failure mode, possible to occur to semiconductor products. Measures on the systems such

as redundant design, arresting the spread of fire or preventing glitch are recommended in order to prevent

physical injury, fire, social damages, for example, by using the products.

(7) When using products for which damp-proof packing is required, observe the conditions (including shelf life

and amount of time let standing of unsealed items) agreed upon when specification sheets are individually

exchanged.

(8) This material may be not reprinted or reproduced whether wholly or partially, without the prior written

permission of Matsushita Electric Industrial Co., Ltd.

2003 SEP

MN101D10G [PANASONIC]

相关型号：

MN101DF03A

MN101DF06Z

MN101DF06ZAF

MN101DF07K

MN101DF08G

MN101DF08GAL

MN101DF09G

MN101DF09GAF

MN101DP02JAC

MN101DP02JAF

MN101E01J

MN101E01K