PHD5N20E [NXP]

PowerMOS transistor; 功率MOS晶体管
PHD5N20E
型号: PHD5N20E
厂家: NXP    NXP
描述:

PowerMOS transistor
功率MOS晶体管

晶体 晶体管
文件: 总7页 (文件大小:56K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
Philips Semiconductors  
Product specification  
PowerMOS transistor  
PHD5N20E  
GENERAL DESCRIPTION  
QUICK REFERENCE DATA  
N-channel enhancement mode  
field-effect power transistor in a  
plastic envelope suitable for surface  
mounting featuring high avalanche  
energy capability, stable blocking  
voltage, fast switching and high  
thermalcycling performance withlow  
thermal resistance. Intended for use  
in Switched Mode Power Supplies  
(SMPS), motor control circuits and  
SYMBOL  
PARAMETER  
MAX.  
UNIT  
VDS  
ID  
Drain-source voltage  
Drain current (DC)  
Total power dissipation  
Drain-source on-state resistance  
200  
5.0  
60  
V
A
W
Ptot  
RDS(ON)  
0.9  
general  
purpose  
switching  
applications.  
PINNING - SOT428  
PIN CONFIGURATION  
SYMBOL  
PIN  
1
DESCRIPTION  
tab  
d
gate  
2
drain  
source  
g
3
2
s
tab drain  
1
3
LIMITING VALUES  
Limiting values in accordance with the Absolute Maximum System (IEC 134)  
SYMBOL PARAMETER  
CONDITIONS  
MIN.  
MAX.  
UNIT  
ID  
Continuous drain current  
Tmb = 25 ˚C; VGS = 10 V  
Tmb = 100 ˚C; VGS = 10 V  
Tmb = 25 ˚C  
-
-
-
-
-
-
-
5
3.5  
20  
A
A
IDM  
PD  
Pulsed drain current  
Total dissipation  
A
Tmb = 25 ˚C  
60  
W
PD/Tmb Linear derating factor  
Tmb > 25 ˚C  
0.4  
± 30  
40  
W/K  
V
VGS  
EAS  
Gate-source voltage  
Single pulse avalanche  
energy  
V
DD 50 V; starting Tj = 25˚C; RGS = 50 ;  
VGS = 10 V  
DD 50 V; starting Tj = 25˚C; RGS = 50 ;  
VGS = 10 V  
mJ  
IAS  
Peak avalanche current  
V
-
5
A
Tj, Tstg  
Operating junction and  
storage temperature range  
- 55  
175  
˚C  
THERMAL RESISTANCES  
SYMBOL PARAMETER  
CONDITIONS  
TYP.  
MAX.  
UNIT  
Rth j-mb  
Thermal resistance junction to  
-
2.5  
K/W  
mounting base  
Rth j-a  
Thermal resistance junction to  
ambient  
pcb mounted, minimum  
footprint  
50  
-
K/W  
October 1997  
1
Rev 1.100  
Philips Semiconductors  
Product specification  
PowerMOS transistor  
PHD5N20E  
ELECTRICAL CHARACTERISTICS  
Tj = 25 ˚C unless otherwise specified  
SYMBOL PARAMETER  
CONDITIONS  
MIN. TYP. MAX. UNIT  
V(BR)DSS  
Drain-source breakdown  
voltage  
VGS = 0 V; ID = 0.25 mA  
200  
-
-
-
-
V
V(BR)DSS  
Tj  
/
Drain-source breakdown  
voltage temperature coefficient  
Drain-source on resistance  
Gate threshold voltage  
Forward transconductance  
Drain-source leakage current  
VDS = VGS; ID = 0.25 mA  
0.25  
V/K  
RDS(ON)  
VGS(TO)  
gfs  
VGS = 10 V; ID = 2.5 A  
VDS = VGS; ID = 0.25 mA  
VDS = 50 V; ID = 2.5 A  
VDS = 200 V; VGS = 0 V  
VDS = 160 V; VGS = 0 V; Tj = 150 ˚C  
VGS = ±30 V; VDS = 0 V  
-
2.0  
1.5  
-
-
-
0.68  
3.0  
3.5  
0.1  
1
0.9  
4.0  
-
25  
250  
100  
V
S
µA  
µA  
nA  
IDSS  
IGSS  
Gate-source leakage current  
10  
Qg(tot)  
Qgs  
Qgd  
Total gate charge  
Gate-source charge  
Gate-drain (Miller) charge  
ID = 4.8 A; VDD = 160 V; VGS = 10 V  
-
-
-
11  
2
5.3  
15  
3
7
nC  
nC  
nC  
td(on)  
tr  
td(off)  
tf  
Turn-on delay time  
Turn-on rise time  
Turn-off delay time  
Turn-off fall time  
VDD = 100 V; ID = 4.8 A;  
RG = 18 ; RD = 20 Ω  
-
-
-
-
7
-
-
-
-
ns  
ns  
ns  
ns  
29  
27  
22  
Ld  
Ls  
Internal drain inductance  
Internal source inductance  
Measured from tab to centre of die  
Measured from source lead solder  
point to source bond pad  
-
-
3.5  
7.5  
-
-
nH  
nH  
Ciss  
Coss  
Crss  
Input capacitance  
Output capacitance  
Feedback capacitance  
VGS = 0 V; VDS = 25 V; f = 1 MHz  
-
-
-
300  
60  
20  
-
-
-
pF  
pF  
pF  
SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS  
Tj = 25 ˚C unless otherwise specified  
SYMBOL PARAMETER  
CONDITIONS  
MIN. TYP. MAX. UNIT  
IS  
Continuous source current  
Tmb = 25˚C  
-
-
5
A
(body diode)  
ISM  
Pulsed source current (body  
diode)  
Diode forward voltage  
Tmb = 25˚C  
-
-
20  
A
VSD  
trr  
IS = 5.2 A; VGS = 0 V  
-
-
-
1.5  
-
V
Reverse recovery time  
IS = 4.8 A; VGS = 0 V;  
dI/dt = 100 A/µs  
114  
ns  
Qrr  
Reverse recovery charge  
-
0.8  
-
µC  
October 1997  
2
Rev 1.100  
Philips Semiconductors  
Product specification  
PowerMOS transistor  
PHD5N20E  
Normalised Power Derating  
PD%  
120  
Zth j-mb / (K/W)  
1E+01  
1E+00  
1E-01  
1E-02  
110  
100  
90  
80  
70  
60  
50  
40  
30  
20  
10  
0
0.5  
0.2  
0.1  
0.05  
0.02  
p
t
tp  
P
D =  
D
T
0
t
T
1E-07  
1E-05  
1E-03  
t / s  
1E-01  
1E+01  
0
20  
40  
60  
80  
Tmb /  
100 120 140 160 180  
C
Fig.1. Normalised power dissipation.  
PD% = 100 PD/PD 25 ˚C = f(Tmb)  
Fig.4. Transient thermal impedance.  
Zth j-mb = f(t); parameter D = tp/T  
Normalised Current Derating  
ID%  
ID, Drain current (Amps)  
Tj = 25 C  
120  
110  
100  
90  
80  
70  
60  
50  
40  
30  
20  
10  
0
10  
8
10 V  
7 V  
6 V  
5.5 V  
5 V  
6
4
VGS = 4.5 V  
2
0
0
20  
40  
60  
80  
100 120 140 160 180  
0
5
10  
15  
20  
25  
30  
VDS, Drain-Source voltage (Volts)  
Tmb /  
C
Fig.2. Normalised continuous drain current.  
ID% = 100 ID/ID 25 ˚C = f(Tmb); conditions: VGS 10 V  
Fig.5. Typical output characteristics.  
ID = f(VDS); parameter VGS  
ID, Drain current (Amps)  
RDS(on), Drain-Source on resistance (Ohms)  
100  
10  
1
3
5.5 V  
5 V  
6 V  
4.5 V  
2.5  
2
7 V  
tp = 10 us  
RDS(ON) = VDS/ID  
100 us  
1 ms  
1.5  
1
VGS = 10 V  
DC  
10 ms  
100 ms  
0.5  
0
Tj = 25 C  
0.1  
0
2
4
6
8
10  
1
10  
100  
1000  
VDS, Drain-source voltage (Volts)  
ID, Drain current (Amps)  
Fig.3. Safe operating area. Tmb = 25 ˚C  
ID & IDM = f(VDS); IDM single pulse; parameter tp  
Fig.6. Typical on-state resistance.  
RDS(ON) = f(ID); parameter VGS  
October 1997  
3
Rev 1.100  
Philips Semiconductors  
Product specification  
PowerMOS transistor  
PHD5N20E  
VGS(TO) / V  
Tj = 25 C  
ID, Drain current (Amps)  
12  
max.  
VDS = 30 V  
4
3
2
1
0
10  
typ.  
8
6
4
2
0
Tj = 175 C  
min.  
-60  
-20  
20  
60  
Tj /  
100  
140  
180  
0
2
4
6
8
10  
VGS, Gate-source voltage (Volts)  
C
Fig.7. Typical transfer characteristics.  
ID = f(VGS); parameter Tj  
Fig.10. Gate threshold voltage.  
VGS(TO) = f(Tj); conditions: ID = 0.25 mA; VDS = VGS  
SUB-THRESHOLD CONDUCTION  
ID / A  
gfs, Transconductance (S)  
VDD = 30 V  
1E-01  
1E-02  
1E-03  
1E-04  
1E-05  
1E-06  
5
4
3
2
1
0
Tj = 25 C  
2 %  
typ  
98 %  
Tj = 175 C  
0
1
2
3
4
0
2
4
6
8
10  
12  
ID, Drain current (Amps)  
VGS / V  
Fig.8. Typical transconductance.  
gfs = f(ID); parameter Tj  
Fig.11. Sub-threshold drain current.  
ID = f(VGS); conditions: Tj = 25 ˚C; VDS = VGS  
Normalised RDS(ON) = f(Tj)  
Ciss, Coss, Crss, Junction capacitances (pF)  
a
2.8  
2.6  
2.4  
2.2  
2.0  
1.8  
1.6  
1.4  
1.2  
1.0  
0.8  
0.6  
0.4  
0.2  
0
1000  
Ciss  
Coss  
Crss  
100  
10  
1
-60  
-20  
20  
60  
Tj /  
100  
140  
180  
1
10  
100  
1000  
VDS, Drain-source voltage (Volts)  
C
Fig.9. Normalised drain-source on-state resistance.  
a = RDS(ON)/RDS(ON)25 ˚C = f(Tj); ID = 2.5 A; VGS = 10 V  
Fig.12. Typical capacitances, Ciss, Coss, Crss.  
C = f(VDS); conditions: VGS = 0 V; f = 1 MHz  
October 1997  
4
Rev 1.100  
Philips Semiconductors  
Product specification  
PowerMOS transistor  
PHD5N20E  
IF, Source-drain diode current (Amps)  
VGS = 0 V  
160 V  
VGS, Gate-Source voltage (Volts)  
15  
20  
15  
10  
5
ID = 4.8 A  
VDS = 40 V  
Tj = 25 C  
100 V  
10  
Tj = 25 C  
Tj = 175 C  
5
0
0
0
5
10  
15  
20  
0
0.5  
1
1.5  
Qg, Gate charge (nC)  
VSDS, Source-drain voltage (Volts)  
Fig.13. Typical turn-on gate-charge characteristics.  
VGS = f(QG); parameter VDS  
Fig.16. Source-Drain diode characteristic.  
IF = f(VSDS); parameter Tj  
EAS, Normalised unclamped inductive energy (%)  
Switching times (ns)  
100  
10  
1
120  
110  
100  
90  
80  
70  
60  
50  
40  
30  
20  
10  
0
tr  
td(off)  
tf  
td(on)  
VDD = 100 V  
VGS = 10 V  
RD = 20 Ohms  
ID = 4.8 A  
Tj = 25 C  
0
20  
40  
60  
80  
100  
20  
40  
60  
80  
100 120 140 160 180  
RG, Gate resistance (Ohms)  
Starting Tj ( C)  
Fig.14. Typical switching times.  
td(on), tr, td(off), tf = f(RG)  
Fig.17. Normalised unclamped inductive energy.  
EAS% = f(Tj)  
Normalised Drain-source breakdown voltage  
V(BR)DSS @ Tj  
1.15  
1.1  
VDD  
V(BR)DSS @ 25 C  
+
L
1.05  
1
VDS  
-
VGS  
-ID/100  
T.U.T.  
0
0.95  
0.9  
R 01  
RGS  
shunt  
0.85  
-100  
-50  
0
50  
100  
150  
Tj, Junction temperature (C)  
Fig.18. Unclamped inductive test circuit.  
Fig.15. Normalised drain-source breakdown voltage.  
V(BR)DSS/V(BR)DSS 25 ˚C = f(Tj)  
EAS = 0.5 LID2 V(BR)DSS/(V(BR)DSS VDD  
)
October 1997  
5
Rev 1.100  
Philips Semiconductors  
Product specification  
PowerMOS transistor  
PHD5N20E  
MECHANICAL DATA  
Dimensions in mm : Net Mass: 1.4 g  
seating plane  
1.1  
2.38 max  
0.93 max  
5.4  
6.73 max  
tab  
4 min  
4.6  
6.22 max  
0.5 min  
10.4 max  
0.5  
2
0.3  
0.5  
3
1
0.8 max  
(x2)  
2.285 (x2)  
Fig.19. SOT428 : centre pin connected to mounting base.  
MOUNTING INSTRUCTIONS  
Dimensions in mm  
7.0  
7.0  
2.15  
2.5  
1.5  
4.57  
Fig.20. SOT428 : soldering pattern for surface mounting.  
Notes  
1. Observe the general handling precautions for electrostatic-discharge sensitive devices (ESDs) to prevent  
damage to MOS gate oxide.  
2. Epoxy meets UL94 V0 at 1/8".  
October 1997  
6
Rev 1.100  
Philips Semiconductors  
Product specification  
PowerMOS transistor  
PHD5N20E  
DEFINITIONS  
Data sheet status  
Objective specification  
This data sheet contains target or goal specifications for product development.  
Preliminary specification This data sheet contains preliminary data; supplementary data may be published later.  
Product specification  
This data sheet contains final product specifications.  
Limiting values  
Limiting values are given in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one  
or more of the limiting values may cause permanent damage to the device. These are stress ratings only and  
operation of the device at these or at any other conditions above those given in the Characteristics sections of  
this specification is not implied. Exposure to limiting values for extended periods may affect device reliability.  
Application information  
Where application information is given, it is advisory and does not form part of the specification.  
Philips Electronics N.V. 1997  
All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the  
copyright owner.  
The information presented in this document does not form part of any quotation or contract, it is believed to be  
accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any  
consequence of its use. Publication thereof does not convey nor imply any license under patent or other  
industrial or intellectual property rights.  
LIFE SUPPORT APPLICATIONS  
These products are not designed for use in life support appliances, devices or systems where malfunction of these  
products can be reasonably expected to result in personal injury. Philips customers using or selling these products  
for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting  
from such improper use or sale.  
October 1997  
7
Rev 1.100  

相关型号:

PHD5N20E118

TRANSISTOR 5 A, 200 V, 0.9 ohm, N-CHANNEL, Si, POWER, MOSFET, FET General Purpose Power
NXP

PHD63NQ03LT

TrenchMOS logic level FET
NXP

PHD63NQ03LT,118

N-channel TrenchMOS logic level FET DPAK 3-Pin
NXP

PHD66N03LT

TRANSISTOR 66 A, 25 V, 0.016 ohm, N-CHANNEL, Si, POWER, MOSFET, TO-252, PLASTIC, SC-63, 3 PIN, FET General Purpose Power
NXP

PHD66NQ03LT

N-channel TrenchMOS transistor
NXP

PHD66NQ03LT/T3

TRANSISTOR 66 A, 25 V, 0.0136 ohm, N-CHANNEL, Si, POWER, MOSFET, TO-252AA, PLASTIC, SC-63, TO-252, DPAK-3, FET General Purpose Power
NXP

PHD69N03LT

N-channel TrenchMOS transistor Logic level FET
NXP

PHD6N10E

PowerMOS transistor
NXP

PHD71NQ03LT

N-channel TrenchMOS logic level FET
NXP

PHD71NQ03LT,118

N-channel TrenchMOS logic level FET DPAK 3-Pin
NXP

PHD77NQ03T

N-channel TrenchMOS FET
NXP

PHD77NQ03T,118

PHD77NQ03T - N-channel TrenchMOS standard level FET DPAK 3-Pin
NXP