SI3850ADV-T1-GE3 [VISHAY]

Complementary MOSFET Half-Bridge (N- and P-Channel); 互补MOSFET半桥( N和P通道)
SI3850ADV-T1-GE3
型号: SI3850ADV-T1-GE3
厂家: VISHAY    VISHAY
描述:

Complementary MOSFET Half-Bridge (N- and P-Channel)
互补MOSFET半桥( N和P通道)

晶体 小信号场效应晶体管 光电二极管
文件: 总13页 (文件大小:214K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
Si3850ADV  
Vishay Siliconix  
Complementary MOSFET Half-Bridge (N- and P-Channel)  
FEATURES  
PRODUCT SUMMARY  
Halogen-free According to IEC 61249-2-21  
Definition  
VDS (V)  
RDS(on) (Ω)  
ID (A)  
1.4  
0.300 at VGS = 4.5 V  
0.410 at VGS = 3.0 V  
0.640 at VGS = - 4.5 V  
0.980 at VGS = - 3.0 V  
TrenchFET® Power MOSFET  
100 % Rg Tested  
N-Channel  
P-Channel  
20  
1.2  
- 0.96  
- 0.78  
Compliant to RoHS Directive 2002/95/EC  
- 20  
S
2
TSOP-6  
Top View  
G
G
G
2
S
1
2
1
2
3
6
1
D
D
5
4
D
G
S
2
1
Ordering Information: Si3850ADV-T1-E3 (Lead (Pb)-free)  
Si3850ADV-T1-GE3 (Lead (Pb)-free and Halogen-free)  
S
1
ABSOLUTE MAXIMUM RATINGS T = 25 °C, unless otherwise noted  
A
Parameter  
Symbol  
N-Channel  
P-Channel  
Unit  
VDS  
Drain-Source Voltage  
Gate-Source Voltage  
20  
- 20  
V
VGS  
12  
TA = 25 °C  
TA = 70 °C  
1.4  
1.1  
3.5  
0.9  
- 0.96  
- 0.77  
- 2.0  
Continuous Drain Current (TJ = 150 °C)  
ID  
A
IDM  
IS  
Pulsed Drain Current  
Continuous Source Current (Diode Conduction)a  
- 0.9  
T
A = 25 °C  
A = 70 °C  
1.08  
0.70  
Maximum Power Dissipation  
(Surface Mounted on FR4 Board)  
PD  
W
T
TJ, Tstg  
Operating Junction and Storage Temperature Range  
- 55 to 150  
°C  
THERMAL RESISTANCE RATINGS  
Parameter  
Symbol  
N- or P-Channel  
Unit  
RthJA  
Maximum Junction-to-Ambient (Surface Mounted on FR4 Board, 10 s)  
115  
°C/W  
Note:  
Maximum under Steady State condition is 150 °C/W.  
Document Number: 73789  
S09-2110-Rev. B, 12-Oct-09  
www.vishay.com  
1
Si3850ADV  
Vishay Siliconix  
SPECIFICATIONS T = 25 °C, unless otherwise noted  
J
Parameter  
Symbol  
Test Conditions  
Min.  
Typ.  
Max.  
Unit  
Static  
VDS = VGS, ID = 250 µA  
N-Ch  
P-Ch  
0.6  
1.5  
- 1.5  
100  
1
VGS(th)  
IGSS  
Gate Threshold Voltage  
Gate-Body Leakage  
V
V
DS = VGS, ID = - 250 µA  
VDS = 0 V, VGS 12 V  
VDS = 20 V, VGS = 0 V  
- 0.6  
=
nA  
N-Ch  
P-Ch  
N-Ch  
P-Ch  
N-Ch  
P-Ch  
N-Ch  
P-Ch  
N-Ch  
P-Ch  
N-Ch  
P-Ch  
N-Ch  
P-Ch  
V
DS = - 20 V, VGS = 0 V  
- 1  
IDSS  
Zero Gate Voltage Drain Current  
On-State Drain Currentb  
µA  
A
V
DS = 20 V, VGS = 0 V, TJ = 70 °C  
10  
V
DS = - 20 V, VGS = 0 V, TJ = 70 °C  
VDS = 5 V, VGS = 4.5 V  
- 10  
3.0  
ID(on)  
VDS = - 5 V, VGS = - 4.5 V  
VGS = 4.5 V, ID = 0.5 A  
- 1.5  
0.240  
0.510  
0.325  
0.780  
1.8  
0.300  
0.640  
0.410  
0.980  
V
GS = - 4.5 V, ID = - 0.5 A  
GS = 3.0 V, ID = 0.5 A  
GS = - 3.0 V, ID = - 0.5 A  
VDS = 10 V, ID = 1 A  
Drain-Source On-State Resistanceb  
RDS(on)  
Ω
V
V
Forward Transconductanceb  
Diode Forward Voltageb  
gfs  
S
V
V
DS = - 10 V, ID = - 1 A  
IS = 0.9 A, VGS = 0 V  
IS = - 0.8 A, VGS = 0 V  
1.1  
0.87  
- 1.0  
1.2  
VSD  
- 1.3  
Dynamicb  
N-Ch  
P-Ch  
N-Ch  
P-Ch  
N-Ch  
P-Ch  
N-Ch  
P-Ch  
N-Ch  
P-Ch  
N-Ch  
P-Ch  
N-Ch  
P-Ch  
N-Ch  
P-Ch  
N-Ch  
0.95  
1.10  
0.22  
0.28  
0.24  
0.26  
3.5  
10.5  
8
1.4  
1.7  
Qg  
Qgs  
Qgd  
Rg  
Total Gate Charge  
N-Channel  
DS = 10 V, VGS = 4.5 V, ID = 1 A  
V
Gate-Source Charge  
Gate-Drain Charge  
Gate Resistance  
Turn-On Delay Time  
Rise Time  
nC  
P-Channel  
= - 10 V, V = - 4.5 V, I = - 1 A  
GS D  
V
DS  
5.3  
16  
14  
20  
25  
50  
30  
30  
15  
30  
30  
Ω
td(on)  
tr  
td(off)  
tf  
N-Channel  
DD = 10 V, RL = 10 Ω  
ID 0.9 A, VGEN = 4.5 V, Rg = 1 Ω  
13  
V
16  
34  
20  
P-Channel  
DD = - 10 V, RL = 10 Ω  
ID - 0.9 A, VGEN = - 4.5 V, Rg = 1 Ω  
Turn-Off Delay Time  
Fall Time  
ns  
18  
V
9
18  
IF = 0.9 A, dI/dt = 100 A/µs  
IF = - 0.9 A, dI/dt = 100 A/µs  
IF = 0.9 A, dI/dt = 100 A/µs  
IF = - 0.9 A, dI/dt = 100 A/µs  
20  
trr  
Body Diode Reverse Recovery Tme  
P-Ch  
N-Ch  
P-Ch  
25  
9
40  
15  
15  
Body Diode Reverse Recovery  
Charge  
Qrr  
nC  
9
Notes:  
a. Guaranteed by design, not subject to production testing.  
b. Pulse test; pulse width 300 µs, duty cycle 2 %.  
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation  
of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum  
rating conditions for extended periods may affect device reliability.  
www.vishay.com  
2
Document Number: 73789  
S09-2110-Rev. B, 12-Oct-09  
Si3850ADV  
Vishay Siliconix  
N-CHANNEL TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted  
3.0  
2.4  
1.8  
1.2  
0.6  
0.0  
3.5  
3.0  
2.5  
2.0  
1.5  
1.0  
0.5  
0.0  
V
GS  
= 5.0 V thru 4 V  
3 V  
- 55 °C  
25 °C  
2.5 V  
T
= 125 °C  
C
2 V  
0.0  
0.7  
1.4  
2.1  
2.8  
3.5  
3.5  
2.5  
0
1
2
3
4
V
- Drain-to-Source Voltage (V)  
V
GS  
- Gate-to-Source Voltage (V)  
DS  
Output Characteristics  
Transfer Characteristics  
0.7  
0.6  
0.5  
0.4  
0.3  
0.2  
0.1  
0.0  
110  
88  
66  
44  
22  
0
V
GS  
= 2.5 V  
C
iss  
V
= 3 V  
GS  
C
oss  
V
= 4.5 V  
GS  
C
rss  
0.0  
0.5  
1.0  
1.5  
2.0  
2.5  
3.0  
0
4
8
12  
16  
20  
I
D
- Drain Current (A)  
V
- Drain-to-Source Voltage (V)  
DS  
On-Resistance vs. Drain Current  
Capacitance  
1.8  
1.6  
1.4  
1.2  
1.0  
0.8  
0.6  
10  
8
I
D
= 1.2 A  
I
= 1 A  
D
V
GS  
= 3 V  
V
= 5 V  
DS  
V
DS  
= 10 V  
6
V
= 4.5 V  
GS  
V
= 15 V  
4
GS  
2
0
- 50 - 25  
0
25  
50  
75  
100 125 150  
0.0  
0.5  
1.0  
1.5  
2.0  
T - Junction Temperature (°C)  
J
Q
- Total Gate Charge (nC)  
g
On-Resistance vs. Junction Temperature  
Gate Charge  
Document Number: 73789  
S09-2110-Rev. B, 12-Oct-09  
www.vishay.com  
3
Si3850ADV  
Vishay Siliconix  
N-CHANNEL TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted  
1.5  
1.2  
0.9  
0.6  
0.3  
0.0  
10  
1
150 °C  
25 °C  
0.1  
0.01  
125 °C  
25 °C  
0.001  
0
1
2
3
4
5
0.0  
0.3  
0.6  
0.9  
1.2  
1.5  
V
GS  
- Gate-to-Source Voltage (V)  
V
SD  
- Source-to-Drain Voltage (V)  
On-Resistance vs. Gate-to-Source Voltage  
Source-Drain Diode Forward Voltage  
0.2  
0.1  
30  
24  
18  
12  
- 0.0  
- 0.1  
- 0.2  
- 0.3  
- 0.4  
I
= 5 mA  
D
6
0
I
D
= 250 µA  
- 50 - 25  
0
25  
50  
75  
100 125 150  
0.001  
0.01  
0.1  
1
10  
T
- Temperature (°C)  
Time (s)  
J
Threshold Voltage  
Single Pulse Power  
10  
Limited by R  
*
DS(on)  
1 ms  
1
10 ms  
100 ms  
0.1  
1 s, 10 s  
DC  
T
= 25 °C  
A
Single Pulse  
BVDSS Limited  
0.01  
1
0.1  
10  
100  
V
DS  
- Drain-to-Source Voltage (V)  
* V > minimum V at which R is specified  
DS(on)  
GS  
GS  
Safe Operating Area  
www.vishay.com  
4
Document Number: 73789  
S09-2110-Rev. B, 12-Oct-09  
Si3850ADV  
Vishay Siliconix  
N-CHANNEL TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted  
1
Duty Cycle = 0.5  
0.2  
Notes:  
0.1  
0.1  
P
DM  
0.05  
t
1
t
2
t
t
1
2
0.02  
1. Duty Cycle, D =  
2. Per Unit Base = R  
= 100 °C/W  
thJA  
(t)  
3. T - T = P  
JM  
Z
A
DM thJA  
Single Pulse  
4. Surface Mounted  
0.01  
-4  
-3  
-2  
-1  
10  
10  
10  
10  
Square Wave Pulse Duration (s)  
Normalized Thermal Transient Impedance, Junction-to-Ambient  
1
10  
100  
1000  
Document Number: 73789  
S09-2110-Rev. B, 12-Oct-09  
www.vishay.com  
5
Si3850ADV  
Vishay Siliconix  
P-CHANNEL TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted  
2.0  
1.6  
1.2  
0.8  
0.4  
0.0  
2.5  
2.0  
1.5  
1.0  
0.5  
0.0  
V
= 5 V thru 4 V  
GS  
- 55 °C  
25 °C  
3.5 V  
3 V  
T
= 125 °C  
C
2.5 V  
2 V  
0
1
2
3
4
5
0.0  
0.5  
1.0  
1.5  
2.0  
2.5  
3.0  
2.5  
2.5  
V
- Gate-to-Source Voltage (V)  
V
- Drain-to-Source Voltage (V)  
GS  
DS  
Output Characteristics  
Transfer Characteristics  
2.5  
2.0  
1.5  
1.0  
0.5  
0.0  
110  
88  
66  
44  
22  
0
C
iss  
V
= 2.5 V  
GS  
V
= 3 V  
GS  
C
oss  
V
GS  
= 4.5 V  
C
rss  
0.0  
0.5  
1.0  
1.5  
2.0  
0
4
8
12  
16  
20  
I
D
- Drain Current (A)  
V
- Drain-to-Source Voltage (V)  
DS  
On-Resistance vs. Drain Current  
Capacitance  
1.8  
1.6  
1.4  
1.2  
1.0  
0.8  
0.6  
10  
8
I
D
= 0.5 A  
I
= 1 A  
D
V
= 5 V  
DS  
V
GS  
= 3 V  
V
= 10 V  
DS  
6
V
GS  
= 4.5 V  
V
= 15 V  
GS  
4
2
0
0.0  
0.5  
1.0  
1.5  
2.0  
- 50 - 25  
0
25  
50  
75  
100 125 150  
Q
- Total Gate Charge (nC)  
T - Junction Temperature (°C)  
J
g
Gate Charge  
On-Resistance vs. Junction Temperature  
www.vishay.com  
6
Document Number: 73789  
S09-2110-Rev. B, 12-Oct-09  
Si3850ADV  
Vishay Siliconix  
P-CHANNEL TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted  
3.0  
2.4  
1.8  
1.2  
0.6  
0.0  
10  
T
= 150 °C  
J
1
25 °C  
0.1  
125 °C  
25 °C  
0.01  
0.001  
0
1
2
3
4
5
0.0  
0.4  
0.8  
1.2  
1.6  
2.0  
V
GS  
- Gate-to-Source Voltage (V)  
V
SD  
- Source-to-Drain Voltage (V)  
On-Resistance vs. Gate-to-Source Voltage  
Source-Drain Diode Forward Voltage  
0.4  
0.3  
30  
24  
18  
12  
I
D
= 250 µA  
0.2  
I
D
= 5 mA  
0.1  
0.0  
6
0
- 0.1  
- 0.2  
- 50 - 25  
0
25  
50  
75  
100 125 150  
0.001  
0.01  
0.1  
1
10  
T
- Temperature (°C)  
Time (s)  
J
Threshold Voltage  
Single Pulse Power vs. Junction-to-Ambient  
10  
Limited by R  
*
DS(on)  
1 ms  
1
10 ms  
100 ms  
0.1  
1 s, 10 s  
DC  
T
= 25 °C  
A
Single Pulse  
BVDSS Limited  
0.01  
1
0.1  
10  
100  
V
DS  
- Drain-to-Source Voltage (V)  
* V > minimum V at which R is specified  
DS(on)  
GS  
GS  
Safe Operating Area  
Document Number: 73789  
S09-2110-Rev. B, 12-Oct-09  
www.vishay.com  
7
Si3850ADV  
Vishay Siliconix  
P-CHANNEL TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted  
1
Duty Cycle = 0.5  
0.2  
0.1  
0.1  
Notes:  
P
DM  
0.05  
t
1
t
2
0.02  
t
t
1
2
1. Duty Cycle, D =  
2. Per Unit Base = R  
= 100 °C/W  
thJA  
(t)  
3. T - T = P  
JM  
Z
A
DM thJA  
Single Pulse  
4. Surface Mounted  
0.01  
-4  
-3  
-2  
-1  
10  
10  
10  
10  
Square Wave Pulse Duration (s)  
Normalized Thermal Transient Impedance, Junction-to-Ambient  
1
10  
100  
1000  
Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon  
Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and  
reliability data, see www.vishay.com/ppg?73789.  
www.vishay.com  
8
Document Number: 73789  
S09-2110-Rev. B, 12-Oct-09  
Package Information  
Vishay Siliconix  
TSOP: 5/6−LEAD  
JEDEC Part Number: MO-193C  
e1  
e1  
5
5
4
3
6
1
4
E
1
E
E
1
E
1
2
2
3
-B-  
-B-  
e
e
b
b
M
M
C
0.15  
C
B
A
0.15  
B A  
5-LEAD TSOP  
6-LEAD TSOP  
4x  
1
-A-  
D
0.17 Ref  
c
R
R
A
2
A
L
2
Gauge Plane  
Seating Plane  
Seating Plane  
L
0.08  
C
A
1
-C-  
(L )  
1
4x  
1
MILLIMETERS  
INCHES  
Dim  
A
A1  
A2  
b
c
D
E
E1  
e
Min  
Nom  
-
Max  
Min  
0.036  
0.0004  
0.035  
0.012  
0.004  
0.116  
0.106  
0.061  
Nom  
-
Max  
0.91  
0.01  
0.90  
0.30  
0.10  
2.95  
2.70  
1.55  
1.10  
0.10  
1.00  
0.45  
0.20  
3.10  
2.98  
1.70  
0.043  
0.004  
0.039  
0.018  
0.008  
0.122  
0.117  
0.067  
-
-
-
0.32  
0.15  
3.05  
2.85  
1.65  
0.95 BSC  
1.90  
-
0.038  
0.013  
0.006  
0.120  
0.112  
0.065  
0.0374 BSC  
0.075  
-
1.80  
2.00  
0.50  
0.071  
0.012  
0.079  
0.020  
e1  
L
0.32  
0.60 Ref  
0.25 BSC  
-
0.024 Ref  
0.010 BSC  
-
L1  
L2  
R
0.10  
0
-
0.004  
0
-
4
8
4
8
7
Nom  
7 Nom  
1
ECN: C-06593-Rev. I, 18-Dec-06  
DWG: 5540  
Document Number: 71200  
18-Dec-06  
www.vishay.com  
1
AN823  
Vishay Siliconix  
Mounting LITTLE FOOTR TSOP-6 Power MOSFETs  
Surface mounted power MOSFET packaging has been based on  
integrated circuit and small signal packages. Those packages  
have been modified to provide the improvements in heat transfer  
required by power MOSFETs. Leadframe materials and design,  
molding compounds, and die attach materials have been  
changed. What has remained the same is the footprint of the  
packages.  
Since surface mounted packages are small, and reflow soldering  
is the most common form of soldering for surface mount  
components, “thermal” connections from the planar copper to the  
pads have not been used. Even if additional planar copper area is  
used, there should be no problems in the soldering process. The  
actual solder connections are defined by the solder mask  
openings. By combining the basic footprint with the copper plane  
on the drain pins, the solder mask generation occurs automatically.  
The basis of the pad design for surface mounted power MOSFET  
is the basic footprint for the package. For the TSOP-6 package  
outline drawing see http://www.vishay.com/doc?71200 and see  
http://www.vishay.com/doc?72610 for the minimum pad footprint.  
In converting the footprint to the pad set for a power MOSFET, you  
must remember that not only do you want to make electrical  
connection to the package, but you must made thermal connection  
and provide a means to draw heat from the package, and move it  
away from the package.  
A final item to keep in mind is the width of the power traces. The  
absolute minimum power trace width must be determined by the  
amount of current it has to carry. For thermal reasons, this  
minimum width should be at least 0.020 inches. The use of wide  
traces connected to the drain plane provides a low impedance  
path for heat to move away from the device.  
REFLOW SOLDERING  
In the case of the TSOP-6 package, the electrical connections are  
very simple. Pins 1, 2, 5, and 6 are the drain of the MOSFET and  
are connected together. For a small signal device or integrated  
circuit, typical connections would be made with traces that are  
0.020 inches wide. Since the drain pins serve the additional  
function of providing the thermal connection to the package, this  
level of connection is inadequate. The total cross section of the  
copper may be adequate to carry the current required for the  
application, but it presents a large thermal impedance. Also, heat  
spreads in a circular fashion from the heat source. In this case the  
drain pins are the heat sources when looking at heat spread on the  
PC board.  
Vishay Siliconix surface-mount packages meet solder reflow  
reliability requirements. Devices are subjected to solder reflow as a  
test preconditioning and are then reliability-tested using  
temperature cycle, bias humidity, HAST, or pressure pot. The  
solder reflow temperature profile used, and the temperatures and  
time duration, are shown in Figures 2 and 3.  
Figure 1 shows the copper spreading recommended footprint for  
the TSOP-6 package. This pattern shows the starting point for  
utilizing the board area available for the heat spreading copper. To  
create this pattern, a plane of copper overlays the basic pattern on  
pins 1,2,5, and 6. The copper plane connects the drain pins  
electrically, but more importantly provides planar copper to draw  
heat from the drain leads and start the process of spreading the  
heat so it can be dissipated into the ambient air. Notice that the  
planar copper is shaped like a “T” to move heat away from the  
drain leads in all directions. This pattern uses all the available area  
underneath the body for this purpose.  
0.167  
4.25  
Ramp-Up Rate  
+6_C/Second Maximum  
120 Seconds Maximum  
70 180 Seconds  
240 +5/0_C  
0.074  
1.875  
Temperature @ 155 " 15_C  
Temperature Above 180_C  
Maximum Temperature  
Time at Maximum Temperature  
Ramp-Down Rate  
0.014  
0.35  
0.122  
3.1  
0.026  
0.65  
20 40 Seconds  
+6_C/Second Maximum  
0.049  
1.25  
0.049  
1.25  
0.010  
0.25  
FIGURE 2. Solder Reflow Temperature Profile  
FIGURE 1. Recommended Copper Spreading Footprint  
Document Number: 71743  
27-Feb-04  
www.vishay.com  
1
AN823  
Vishay Siliconix  
10 s (max)  
255 260_C  
1X4_C/s (max)  
3-6_C/s (max)  
217_C  
140 170_C  
60 s (max)  
3_C/s (max)  
60-120 s (min)  
Reflow Zone  
Pre-Heating Zone  
Maximum peak temperature at 240_C is allowed.  
FIGURE 3. Solder Reflow Temperature and Time Durations  
THERMAL PERFORMANCE  
On-Resistance vs. Junction Temperature  
A basic measure of a device’s thermal performance is the  
junction-to-case thermal resistance, Rqjc, or the  
junction-to-foot thermal resistance, Rqjf. This parameter is  
measured for the device mounted to an infinite heat sink and  
is therefore a characterization of the device only, in other  
words, independent of the properties of the object to which the  
device is mounted. Table 1 shows the thermal performance  
of the TSOP-6.  
1.6  
1.4  
1.2  
1.0  
0.8  
0.6  
V
= 4.5 V  
GS  
I
D
= 6.1 A  
TABLE 1.  
Equivalent Steady State Performance—TSOP-6  
Thermal Resistance Rq  
30_C/W  
jf  
50 25  
0
25  
50  
75  
100 125 150  
SYSTEM AND ELECTRICAL IMPACT OF  
TSOP-6  
T
Junction Temperature (_C)  
J
FIGURE 4. Si3434DV  
In any design, one must take into account the change in  
MOSFET rDS(on) with temperature (Figure 4).  
Document Number: 71743  
27-Feb-04  
www.vishay.com  
2
Application Note 826  
Vishay Siliconix  
RECOMMENDED MINIMUM PADS FOR TSOP-6  
0.099  
(2.510)  
0.039  
0.020  
0.019  
(1.001)  
(0.508)  
(0.493)  
Recommended Minimum Pads  
Dimensions in Inches/(mm)  
Return to Index  
www.vishay.com  
26  
Document Number: 72610  
Revision: 21-Jan-08  
Legal Disclaimer Notice  
Vishay  
Disclaimer  
ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE  
RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.  
Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively,  
“Vishay”), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other  
disclosure relating to any product.  
Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or  
the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all  
liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special,  
consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular  
purpose, non-infringement and merchantability.  
Statements regarding the suitability of products for certain types of applications are based on Vishay’s knowledge of typical  
requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements  
about the suitability of products for a particular application. It is the customer’s responsibility to validate that a particular  
product with the properties described in the product specification is suitable for use in a particular application. Parameters  
provided in datasheets and/or specifications may vary in different applications and performance may vary over time. All  
operating parameters, including typical parameters, must be validated for each customer application by the customer’s  
technical experts. Product specifications do not expand or otherwise modify Vishay’s terms and conditions of purchase,  
including but not limited to the warranty expressed therein.  
Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining  
applications or for any other application in which the failure of the Vishay product could result in personal injury or death.  
Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk and agree  
to fully indemnify and hold Vishay and its distributors harmless from and against any and all claims, liabilities, expenses and  
damages arising or resulting in connection with such use or sale, including attorneys fees, even if such claim alleges that Vishay  
or its distributor was negligent regarding the design or manufacture of the part. Please contact authorized Vishay personnel to  
obtain written terms and conditions regarding products designed for such applications.  
No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by  
any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.  
Document Number: 91000  
Revision: 11-Mar-11  
www.vishay.com  
1

相关型号:

SI3850ADV_08

Complementary MOSFET Half-Bridge (N- and P-Channel)
VISHAY

SI3850ADV_09

Complementary MOSFET Half-Bridge (N- and P-Channel)
VISHAY

SI3850DV

Complementary MOSFET Half-Bridge (N- and P-Channel)
VISHAY

SI3850DV-T1

Transistor
VISHAY

SI3851DV

P-Channel 30-V (D-S) MOSFET With Schottky Diode
VISHAY

SI3851DV-T1

Transistor
VISHAY

SI3851DV-T1-E3

Trans MOSFET P-CH 30V 1.6A 6-Pin TSOP T/R
VISHAY

SI3851DV_08

P-Channel 30-V (D-S) MOSFET With Schottky Diode
VISHAY

SI3853DV

P-Channel 20-V (D-S) MOSFET With Schottky Diode
VISHAY

SI3853DV-E3

TRANSISTOR 1600 mA, 20 V, P-CHANNEL, Si, SMALL SIGNAL, MOSFET, TSOP-6, FET General Purpose Small Signal
VISHAY

SI3861

Integrated Load Switch
FAIRCHILD

SI3861BDV

Load Switch with Level-Shift
VISHAY