ICS9250-14 [ICSI]
Frequency Timing Generator for Pentium II Systems; 频率时序发生器奔腾II系统
| 型号： | ICS9250-14 |
| 厂家： | 
INTEGRATED CIRCUIT SOLUTION INC |
| 描述： | Frequency Timing Generator for Pentium II Systems |
| 文件： | 总13页 (文件大小：412K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
ICS9250-14
Integrated
Circuit
Preliminary Product Preview
Systems, Inc.
Frequency Timing Generator for Pentium II Systems
General Description
The ICS9250-14 is a single chip clock for Intel Pentium II.
Features
Generates the following system clocks:
- 2 - CPUs @ 2.5V, up to 150MHz.
-1-IOAPIC@2.5V, PCIorPCI/2MHz.
-13 SDRAMs(3.3V)@150MHz.
-2-3V66@3.3V,2xPCIMHz.
-8-PCIs@3.3V.
-1-48MHz, @3.3Vfixed.
-2-REF@3.3V,14.318Hz.
It provides all necessary clock signals for such a system.
Spread spectrum may be enabled through I2C programming.
Spread spectrum typically reduces EMI by 8dB to 10 dB.
This simplifies EMI qualification without resorting to board
design iterations or costly shielding. The ICS9250-14
employs a proprietary closed loop design, which tightly
controls the percentage of spreading over process and
temperature variations.
-1-24MHz, @3.3Vfixed.
Supports spread spectrum modulation ,
± .25% center spread.
I2C support for power management
Efficient power management scheme through PD#
Uses external 14.138 MHz crystal
Block Diagram
Skew Specifications
CPUCPU:<175ps
SDRAM - SDRAM: < 250ps
3V663V66:<250ps
PCIPCI:<500ps
CPU-SDRAM<500ps
CPU(early)-PCI:MIN=1.0ns,TYP=2.0,MAX=4.0
CPU-3V66<500ps
3V66(early)-PCI:MIN=1.5ns,TYP=2.0,MAX=4.0
IOAPIC-PCI<500ps
Pin Configuration
Power Groups
GNDREF,VDDREF=REF,Crystal
GND3V66,VDD3V66=3V66
GNDPCI,VDDPCI=PCICLKs
GNDCOR,VDDCOR=PLLCORE
GND48,VDD48=48
GNDSDR,VDDSDR=SDRAM
GNDLCPU,VDDLCPU=CPUCLK
GNDLPCI,VDDLAPIC=IOAPIC
56-Pin 300 mil SSOP
1. These pins will have 2X drive strength.
* 120K ohm pull-up to VDD on indicated inputs.
PentiumII is a trademark of Intel Corporation
I2C is a trademark of Philips Corporation
PRODUCT PREVIEW documents contain information on new
products in the sampling or preproduction phase of development.
Characteristic data and other specifications are subject to change
without notice.
9250-14RevA 2/5/00
ICS9250-14
Preliminary Product Preview
Pin Descriptions
PIN
PIN NAME
REF1
TYPE
DESCRIPTION
NUMBER
1
OUT 3.3V, 14.318MHz reference clock output.
PWR 3.3V power supply
2, 9, 10, 18, 25,
32, 37, 45
VDD
X1
Crystal input, has internal load cap (33pF) and feedback
3
4
IN
resistor from X2
Crystal output, nominally 14.318MHz. Has internal load
X2
OUT
cap (33pF)
5, 6, 14, 21,
28, 29, 36,
41, 49
GND
PWR Ground pins for 3.3V supply
7, 8
3V66 (0;1)
OUT 3.3V Fixed 66MHz clock outputs for HUB
PCICLK01
OUT 3.3V PCI clock outputs, with Synchronous CPUCLKS
11
FS0
PCICLK11
IN
IN
Logic input frequency select bit. Input latched at power on.
3.3V PCI clock outputs, with Synchronous CPUCLKS
12
FS1
IN
Logic input frequency select bit. Input latched at power on.
13, 15, 16,
17, 19, 20
PCICLK (2:7)
OUT 3.3V PCI clock outputs, with Synchronous CPUCLKS
Asynchronous active low input pin used to power down the device into
a low power state. The internal clocks are disabled and the VCO and
22
PD#
IN
the crystal are stopped. The latency of the power down will not be
greater than 3ms.
23
24
SCLK
SDATA
48MHz
FS3
IN
IN
Clock input of I2C input
Data input for I2C serial input.
OUT 3.3V Fixed 48MHz clock output for USB
34
35
IN
IN
Logic input frequency select bit. Input latched at power on.
Logic input frequency select bit. Input latched at power on.
FS2
24MHz
OUT 3.3V fixed 24MHz output
38
SDRAM_F
OUT 3.3V free running 100MHz SDRAM not affected by I2C
26, 27, 30, 31,
39, 40, 42, 43, SDRAM (11:0)
44, 47, 48
3.3V output running 100MHz. All SDRAM outputs can be turned off
OUT
through I2C
50
GNDL
PWR Ground for 2.5V power supply for CPU & APIC
2.5V Host bus clock output. 66MHz or 100MHz depending on FS
(0:1) pins Refer page 3.
51, 52
CPUCLK (0:1)
OUT
53, 55
54
VDDL
IOAPIC
FS4
PWR 2.5V power suypply for CPU, IOAPIC
OUT 2.5V clock outputs running at 16.67MHz.
IN
Logic input frequency select bit. Input latched at power on.
56
REF01
OUT 3.3V, 14.318MHz reference clock output.
Note:
1. These pins will have 2X drive strength.
2
ICS9250-14
Preliminary Product Preview
Frequency Selection
CPU
MHz
SDRAM
MHz
PCI
MHz
FS4 FS3 FS2 FS1 FS0
3V66 MHz
IOAPIC MHz
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
67.81
70.00
72.01
66.67
73.01
75.00
77.00
78.01
80.00
83.00
84.49
100.00
86.08
88.00
90.00
95.00
49.90
100.00
74.85
66.58
82.84
89.81
94.80
100.50
104.78
111.77
114.77
100.00
123.75
132.74
139.75
149.69
101.71
105.00
108.01
100.00
109.51
112.50
115.50
117.01
120.00
124.51
126.74
150.00
129.12
132.00
135.00
142.50
49.90
67.81
70.00
72.01
66.67
73.01
75.00
77.00
78.01
80.00
83.00
84.49
100.00
86.08
88.00
90.00
95.00
33.26
66.66
49.90
44.39
55.23
59.88
63.20
67.00
69.86
74.52
76.51
66.66
82.50
88.49
93.16
99.79
33.90
35.00
36.00
33.33
36.50
37.50
38.50
39.00
40.00
41.50
42.25
50.00
43.04
44.00
45.00
47.50
16.63
33.33
24.95
22.19
27.61
29.94
31.60
33.50
34.93
37.26
38.26
33.33
41.25
44.25
46.58
49.90
16.95
17.50
18.00
16.67
18.25
18.75
19.25
19.50
20.00
20.75
21.12
25.00
21.52
22.00
22.50
23.75
8.32
16.67
12.47
11.10
13.81
14.97
15.80
16.75
17.46
18.63
19.13
16.67
20.62
22.12
23.29
24.95
100.00
74.85
66.58
82.84
89.81
94.80
100.50
104.78
111.77
114.77
100.00
123.75
132.74
139.75
149.69
Note:
* These output frequencies are not synchronous to CPUCLK and do not have spread spectrum modulation.
Clock Enable Configuration
REF,
PD#
CPUCLK
SDRAM
IOAPIC
66MHz
PCICLK
Osc
VCOs
48MHz
LOW
ON
0
1
LOW
ON
LOW
ON
LOW
ON
LOW
ON
LOW
ON
OFF
ON
OFF
ON
3
ICS9250-14
Preliminary Product Preview
Power Down Waveform
Note
1. After PD# is sampled active (Low) for 2 consective rising edges of CPUCLKs, all
the output clocks are driven Low on their next High to Low tranistiion.
2. Power-up latency <3ms.
3. Waveform shown for 100MHz
4
ICS9250-14
Preliminary Product Preview
General I2C serial interface information
The information in this section assumes familiarity with I2C programming.
For more information, contact ICS for an I2C programming application note.
How to Write:
Controller (host) sends a start bit.
Controller (host) sends the write address D2 (H)
ICS clock will acknowledge
How to Read:
Controller (host) will send start bit.
Controller (host) sends the read address D3 (H)
ICS clock will acknowledge
Controller (host) sends a dummy command code
ICS clock will acknowledge
ICS clock will send the byte count
Controller (host) acknowledges
Controller (host) sends a dummy byte count
ICS clock will acknowledge
Controller (host) starts sending first byte (Byte 0)
through byte 5
ICS clock sends first byte (Byte 0) through byte 5
Controller (host) will need to acknowledge each byte
Controller (host) will send a stop bit
ICS clock will acknowledge each byte one at a time.
Controller (host) sends a Stop bit
How to Write:
Controller (Host)
ICS (Slave/Receiver)
How to Read:
Start Bit
Controller (Host)
ICS (Slave/Receiver)
Address
Start Bit
D2(H)
Address
D3(H)
ACK
ACK
ACK
ACK
ACK
ACK
ACK
ACK
ACK
Dummy Command Code
ACK
Byte Count
Dummy Byte Count
Byte 0
ACK
ACK
ACK
ACK
ACK
ACK
Byte 0
Byte 1
Byte 2
Byte 3
Byte 4
Byte 5
Byte 1
Byte 2
Byte 3
Byte 4
Byte 5
ACK
Stop Bit
Stop Bit
Notes:
1.
The ICS clock generator is a slave/receiver, I2C component. It can read back the data stored in the latches for verification.
Read-BackwillsupportIntelPIIX4"Block-Read"protocol.
2.
3.
4.
5.
The data transfer rate supported by this clock generator is 100K bits/sec or less (standard mode)
The input is operating at 3.3V logic levels.
The data byte format is 8 bit bytes.
To simplify the clock generator I2C interface, the protocol is set to use only "Block-Writes" from the controller. The
bytes must be accessed in sequential order from lowest to highest byte with the ability to stop after any complete byte
has been transferred. The Command code and Byte count shown above must be sent, but the data is ignored for those
two bytes. The data is loaded until a Stop sequence is issued.
6.
At power-on, all registers are set to a default condition, as shown.
5
ICS9250-14
Preliminary Product Preview
Byte0:Functionalityandfrequencyselectregister(Default=0)
(1 = enable, 0 = disable)
Bit
PWD
Description
CPUCLK
MHz
SDRAM
MHz
3V66
MHz
IOAPIC
MHz
Bit (2,7:4)
PCICLK
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
0
0
1
1
0
0
0
1
0
1
0
1
0
1
0
1
67.81
70.00
72.01
66.67
73.01
75.00
77.00
78.01
80.00
83.00
101.71
105.00
108.01
100.00
109.51
112.50
115.50
117.01
120.00
124.51
67.81
70.00
72.01
66.67
73.01
75.00
77.00
78.01
80.00
83.00
33.90
35.00
36.00
33.33
36.50
37.50
38.50
39.00
40.00
41.50
16.95
17.50
18.00
16.67
18.25
18.75
19.25
19.50
20.00
20.75
0
0
0
1
1
1
0
0
1
1
1
0
0
1
0
84.49
100.00
86.08
126.74
150.00
129.12
84.49
100.00
86.08
42.25
50.00
43.04
21.12
25.00
21.52
XXXX
Note 1
Bit
(2, 7:4)
0
1
1
0
1
88.00
132.00
88.00
44.00
22.00
0
0
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
90.00
95.00
49.90
100.00
74.85
66.58
82.84
89.81
94.80
100.50
104.78
111.77
114.77
100.00
123.75
132.74
139.75
149.69
135.00
142.50
49.90
100.00
74.85
66.58
82.84
89.81
94.80
100.50
104.78
111.77
114.77
100.00
123.75
132.74
139.75
149.69
90.00
95.00
33.26
66.66
49.90
44.39
55.23
59.88
63.20
67.00
69.86
74.52
76.51
66.66
82.50
88.49
93.16
99.79
45.00
47.50
16.63
33.33
24.95
22.19
27.61
29.94
31.60
33.50
34.93
37.26
38.26
33.33
41.25
44.25
46.58
49.90
22.50
23.75
8.32
16.67
12.47
11.10
13.81
14.97
15.80
16.75
17.46
18.63
19.13
16.67
20.62
22.12
23.29
24.95
0-Frequency is selected by hardware select, latched inputs
1- Frequency is selected by Bit 2,6:4
0- Normal
Bit 3
Bit 1
Bit 0
0
1
0
1- Spread spectrum enable ± 0.25% Center Spread
0- Running
1- Tristate all outputs
Notes:
1. Default at power-up will be for latched logic inputs to define frequency, as diplayed by Bit 3.
6
ICS9250-14
Preliminary Product Preview
Byte 2: Control Register
(1 = enable, 0 = disable)
Byte 1: Control Register
(1 = enable, 0 = disable)
Bit
Pin# PWD
Description
FS3#
Bit
Pin# PWD
Description
SDRAM7
SDRAM6
SDRAM5
SDRAM4
SDRAM3
SDRAM2
SDRAM1
SDRAM0
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
-
-
-
35
-
X
X
X
1
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
39
40
42
43
44
46
47
48
1
1
1
1
1
FS0#
FS2#
24_48MHz
(Reserved)
48MHz
(Reserved)
SDRAM_F
1
34
-
1
1
1
1
1
38
1
Byte 3: Control Register
(1 = enable, 0 = disable)
Byte 4: Control Register
(1 = enable, 0 = disable)
Bit
Pin# PWD
Description
PCICLK7
PCICLK6
PCICLK5
PCICLK4
PCICLK3
PCICLK2
PCICLK1
PCICLK0
Bit
Pin# PWD
Description
(Reserved)
3V66_0
3V66_0
FS4#
IOAPIC
FS1#
CPUCLK1
CPUCLK0
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
20
19
17
16
15
13
12
11
1
1
1
1
1
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
-
7
1
1
8
1
-
54
-
51
52
X
1
X
1
1
1
1
1
Byte 5: Control Register
(1 = enable, 0 = disable)
Bit
Pin# PWD
Description
(Reserved)
(Reserved)
(Reserved)
(Reserved)
SDRAM11
SDRAM10
SDRAM9
SDRAM8
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
-
-
1
1
1
1
1
1
1
1
-
-
26
27
30
31
Notes:
1. Inactive means outputs are held LOW and are disabled from switching. These outputs are designed to be configured
at power-on and are not expected to be configured during the normal modes of operation.
2. PWD = Power on Default
7
ICS9250-14
Preliminary Product Preview
Absolute Maximum Ratings
Core Supply Voltage . . . . . . . . . . . . . . . . . . . . . . 4.6V
I/O Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . 3.6V
Logic Inputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . GND 0.5 V to VDD +0.5 V
Ambient Operating Temperature . . . . . . . . . . . . 0°C to +70°C
Storage Temperature . . . . . . . . . . . . . . . . . . . . . . 65°C to +150°C
Case Temperature . . . . . . . . . . . . . . . . . . . . . . . . 115°C
Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are
stress specifications only and functional operation of the device at these or any other conditions above those listed in the
operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended
periods may affect product reliability.
Electrical Characteristics - Input/Supply/Common Output Parameters
TA = 0 - 70C; Supply Voltage VDD = 3.3 V +5%, VDDL=2.5 V+ 5%(unless otherwise stated)
PARAMETER
Input High Voltage
Input Low Voltage
Input High Current
Input Low Current
Input Low Current
Operating
SYMBOL
CONDITIONS
MIN
2
TYP
MAX UNITS
V
IH
VDD+0.3
V
V
V
IL
VSS-0.3
-5
0.8
5
A
µ
IIH
IIL1
IIL2
V = VDD
IN
µA
V = 0 V; Inputs with no pull-up resistors
-5
2.0
-100
60
IN
A
µ
V = 0 V; Inputs with pull-up resistors
-200
IN
IDD3.3OP CL = 0 pF; Select @ 66M
100
600
mA
Supply Current
Power Down
A
µ
IDD3.3PD CL = 0 pF; With input address to Vdd or GND
400
Supply Current
Input frequency
Pin Inductance
Fi
VDD = 3.3 V;
14.318
7
MHz
nH
Lpin
Input Capacitance1
CIN
Cout
CINX
Logic Inputs
5
pF
pF
pF
Out put pin capacitance
X1 & X2 pins
6
13.5
22.5
3
Transition Time1
Settling Time1
Clk Stabilization1
Delay
Ttrans
Ts
To 1st crossing of target Freq.
mS
mS
From1st crossing to 1% target Freq.
From VDD = 3.3 V to 1% target Freq.
TSTAB
3
mS
nS
nS
t
PZH,tPZH output enable delay (all outputs)
tPLZ,tPZH
1Guarenteed by design, not 100% tested in production.
1
1
10
10
output disable delay (all outputs)
8
ICS9250-14
Preliminary Product Preview
Electrical Characteristics - CPU
TA = 0 - 70C, VDDL = 2.5 V +/-5%; CL = 10 - 20 pF (unless otherwise stated)
PARAMETER
Output Frequency
Output Impedance
Output Impedance
Output High Voltage
Output Low Voltage
Output High Current
Output Low Current
Rise Time
SYMBOL
FO2
CONDITIONS
MIN
66
TYP MAX UNITS
100
45
MHz
1
RDSP2B
VO = VDD*(0.5)
VO = VDD*(0.5)
IOH = -1 mA
13.5
13.5
2
Ω
Ω
1
RDSN2B
45
VOH2B
VOL2B
IOH2B
IOL2B
V
IOL = 1 mA
0.4
-27
30
V
VOH @MIN= 1.0V , VOH@ MAX= 2.375V
VOL @MIN= 1.2V , VOL@ MAX= 0.3V
VOL = 0.4 V, VOH = 2.0 V
VOH = 0.4 V, VOL = 2.0 V
VT = 1.25 V
-27
27
mA
mA
ns
ns
ns
ps
ps
1
tr2B
0.4
0.4
45
1.6
1.6
55
1
Fall Time
tf2B
1
Duty Cycle
dt2B
50
1
Skew
tsk2B
VT = 1.25 V
175
250
1
tjcyc-cyc
VT = 1.25 V
Jitter
1Guarenteed by design, not 100% tested in production.
Electrical Characteristics - 3V66
TA = 0 - 70C; VDD = 3.3 V +/-5%; CL = 10-30 pF (unless otherwise stated)
PARAMETER
Output Frequency
Output Impedance
Output Impedance
Output High Voltage
Output Low Voltage
Output High Current
Output Low Current
Rise Time
SYMBOL
FO1
CONDITIONS
MIN
TYP MAX UNITS
66
MHz
1
RDSP1
VO = VDD*(0.5)
VO = VDD*(0.5)
IOH = -1 mA
12
12
2.4
55
55
Ω
Ω
1
RDSN1
VOH1
VOL1
IOH1
IOL1
V
IOL = 1 mA
0.55
-33
38
V
VOH@ MIN = 1.0 V, VOH@ MAX = 3.135 V -33
mA
mA
ns
ns
%
VOL@ MIN = 1.95 V, VOL@ MAX= 0.4
VOL = 0.4 V, VOH = 2.4 V
VOH = 2.4 V, VOL = 0.4 V
VT = 1.5 V
30
0.4
0.4
45
1
tr1
1.6
1.6
55
1
Fall Time
tf1
1
Duty Cycle
dt1
1
Skew
tsk1
VT = 1.5 V
175
500
ps
ps
Jitter
tjcyc-cyc
VT = 1.5 V
1Guarenteed by design, not 100% tested in production.
9
ICS9250-14
Preliminary Product Preview
Electrical Characteristics - IOAPIC
TA = 0 - 70C;VDDL = 2.5 V +/-5%; CL = 10 - 20 pF (unless otherwise stated)
PARAMETER
Output Frequency
Output Frequency
Output Impedance
Output Impedance
Output High Voltage
Output Low Voltage
Output High Current
Output Low Current
Rise Time
SYMBOL
FO4
CONDITIONS
MIN
TYP MAX UNITS
16.67
33
MHz
MHz
FO5
1
RDSP4B
VO = VDD*(0.5)
VO = VDD*(0.5)
IOH = -5.5 mA
IOL = 9.0 mA
9
9
2
30
30
Ω
Ω
1
RDSN4B
VOH4\B
VOL4B
IOH4B
V
0.4
-21
31
V
VOH@ min = 1.4 V, VOH@ MAX = 2.5 V
VOL@ MIN = 1.0 V, VOL@ MAX= 0.2
VOL = 0.4 V, VOH = 2.0 V
VOH = 2.0 V, VOL = 0.4 V
VT = 1.25 V
-36
36
mA
mA
nS
nS
%
IOL4B
1
tr4B
0.4
0.4
45
1.6
1.6
55
1
Fall Time
tf4B
1
Duty Cycle
dt4B
Jitter
tjcyc-cyc
VT = 1.25 V
500
pS
1Guarenteed by design, not 100% tested in production.
Electrical Characteristics - SDRAM
TA = 0 - 70C; VDD = VDDL = 3.3 V +/-5%; CL = 20 - 30 pF (unless otherwise stated)
PARAMETER
SYMBOL
FO3
CONDITIONS
MIN
10
TYP
100
MAX UNITS
MHz
Output Frequency
1
Output Impedance
RDSP3
VO = VDD*(0.5)
24
24
Ω
1
Output Impedance
Output High Voltage
Output Low Voltage
Output High Current
Output Low Current
RDSN3
VO = VDD*(0.5)
IOH = -1 mA
IOL = 1 mA
10
Ω
V
VOH3
VOL3
IOH3
IOL3
2.4
0.4
-46
53
V
VOH @MIN= 2.0 V, VOH@ MAX=3.135 V
VOL@ MIN= 1.0 V, VOL@ MAX=0.4 V
-54
54
mA
mA
1
Rise Time
Fall Time
Tr3
VOL = 0.4 V, VOH = 2.4 V
VOH = 2.4 V, VOL = 0.4 V
VT = 1.5 V
0.4
0.4
45
1.6
1.6
55
ns
ns
%
1
Tf3
1
Duty Cycle
Dt3
1
Skew
Jitter
Tsk3
VT = 1.5 V
250
250
ps
ps
tjcyc-cyc VT = 1.5 V
1Guarenteed by design, not 100% tested in production.
10
ICS9250-14
Preliminary Product Preview
Electrical Characteristics - PCI
TA = 0 - 70C; VDD = 3.3 V +/-5%; CL = 10-30 pF (unless otherwise stated)
PARAMETER
Output Frequency
Output Impedance
Output Impedance
Output High Voltage
Output Low Voltage
Output High Current
Output Low Current
Rise Time
SYMBOL
FO1
CONDITIONS
MIN
TYP MAX UNITS
33
MHz
1
RDSP1
VO = VDD*(0.5)
VO = VDD*(0.5)
IOH = -1 mA
12
12
2.4
55
55
Ω
Ω
1
RDSN1
VOH1
VOL1
IOH1
IOL1
V
IOL = 1 mA
0.55
-33
38
V
VOH@ MIN = 1.0 V, VOH@ MAX = 3.135 V -33
mA
mA
ns
ns
%
VOL@ MIN = 1.95 V, VOL@ MAX= 0.4
VOL = 0.4 V, VOH = 2.4 V
VOH = 2.4 V, VOL = 0.4 V
VT = 1.5 V
30
0.5
0.5
45
1
tr1
2
1
Fall Time
tf1
2
1
Duty Cycle
dt1
55
1
Skew
tsk1
VT = 1.5 V
500
500
ps
ps
Jitter
tjcyc-cyc
VT = 1.5 V
1Guarenteed by design, not 100% tested in production.
Electrical Characteristics - 48M, REF
TA = 0 - 70C; VDD = VDDL = 3.3 V +/-5%; CL = 10 -20 pF (unless otherwise stated)
PARAMETER
Output Frequency
Output Frequency
SYMBOL
FO48M
CONDITIONS
MIN
20
TYP
48
MAX UNITS
MHz
FOREF
14.318
MHz
1
Output Impedance
RDSP5
VO = VDD*(0.5)
60
60
Ω
1
Output Impedance
Output High Voltage
Output Low Voltage
Output High Current
Output Low Current
RDSN5
VO = VDD*(0.5)
IOH = 1 mA
20
Ω
V
VOH5
VOL5
IOH5
IOL5
2.4
IOL = -1 mA
0.4
-23
27
V
VOH @MIN=1 V, VOH@MAX= 3.135 V
VOL@MIN=1.95 V, VOL@MIN=0.4 V
-29
29
mA
mA
1
Rise Time
Fall Time
Duty Cycle
Jitter
tr5
VOL = 0.4 V, VOH = 2.4 V
VOH = 2.4 V, VOL = 0.4 V
VT = 1.5 V
1.8
1.7
4
4
nS
nS
%
1
tf5
1
dt5
45
55
500
1
tjcyc-cyc
VT = 1.5 V; Fixed Clocks
pS
1
tjcyc-cyc
VT = 1.5 V; Ref Clocks
VT = 1.5 V
1000
250
pS
pS
Skew
Tsk
1Guarenteed by design, not 100% tested in production.
11
ICS9250-14
Preliminary Product Preview
Group Offset Waveforms
Group Skews at Common Transition Edges:
CPU & IOAPIC load (lumped) = 20pf; PCI, SDRAM, 3V66 LOAD (LUMPED) = 30pf.
GROUP
SYMBOL
SCPU1-3V66
CONDITIONS
MIN
TYP MAX UNITS
CPU (at 66MHz) to
3V66
CPU (at 100MHz) to
SDRAM
CPU @ 1.25V, 3V66 @ 1.5V (Note: 180°
offset between CPU & 3V66
CPU @ 1.25V, SDRAM @ 1.5V (Note: 180°
offset between CPU & SDRAM
0
500
500
ps
ps
SCPU2-SDRAM
0
3V66 to PCI
S3V66-PCI 3V66 @ 1.5V, PCI @ 1.5V
SIOAPIC-PCI IOAPIC @ 1.25V, PCI @1.5V
1.5
0
2.1
4
ns
ps
IOAPIC to PCI
500
12
ICS9250-14
Preliminary Product Preview
Pin 1
.093
DIA. PIN (Optional)
D/2
Index
Area
E/2
PARTING LINE
H
L
DETAIL “A”
TOP VIEW
BOTTOM VIEW
-e-
B
A2
c
A
C
.004
SEE
DETAIL “A”
-E-
SEATING
PLANE
-D-
-C-
END VIEW
A1
SIDE VIEW
SYMBOL
COMMON DIMENSIONS
VARIATIONS
D
N
MIN.
.095
.008
.087
.008
.005
NOM.
.102
.012
.090
MAX.
.110
.016
.094
.0135
.010
MIN.
.720
NOM.
.725
MAX.
.730
A
A1
A2
B
AD
56
-
-
c
D
E
e
H
h
L
See Variations
.295
0.025 BSC
“For current dimensional specifications, see JEDEC 95.”
Dimensions in inches
.291
.299
.395
.010
.020
-
.420
.016
.040
.013
-
N
See Variations
0°
-
8°
56 Pin 300 mil SSOP Package
Ordering Information
ICS9250yF-14-T
Example:
ICS XXXX y F - PPP - T
Designation for tape and reel packaging
Pattern Number (2 or 3 digit number for parts with ROM code patterns)
Package Type
F=SSOP
Revision Designator (will not correlate with datasheet revision)
Device Type (consists of 3 or 4 digit numbers)
Prefix
ICS, AV = Standard Device
PRODUCT PREVIEW documents contain information on new
products in the sampling or preproduction phase of development.
Characteristic data and other specifications are subject to change
without notice.
13
相关型号：
©2020 ICPDF网 联系我们和版权申明